PIC16F628-20SLASHSS datasheet(9/160 Pages) MICROCHIP

9 / 160 page

Preliminary

DS40300B-page 9

PIC16F62X

3.0

ARCHITECTURAL OVERVIEW

The high performance of the PIC16F62X family can be

attributed to a number of architectural features

commonly found in RISC microprocessors. To begin

with, the PIC16F62X uses a Harvard architecture, in

which, program and data are accessed from separate

memories using separate busses. This improves

bandwidth over traditional von Neumann architecture

where program and data are fetched from the same

memory. Separating program and data memory further

allows instructions to be sized differently than 8-bit wide

data word. Instruction opcodes are 14-bits wide making

it possible to have all single word instructions. A 14-bit

wide program memory access bus fetches a 14-bit

instruction in a single cycle. A two-stage pipeline over-

laps fetch and execution of instructions. Consequently,

all instructions (35) execute in a single-cycle (200 ns @

20 MHz) except for program branches.

The Table below lists program memory (Flash, Data

and EEPROM).

The PIC16F62X can directly or indirectly address its

registers including the program counter are mapped in

the data memory. The PIC16F62X have an orthogonal

(symmetrical) instruction set that makes it possible to

carry out any operation on any register using any

addressing mode. This symmetrical nature and lack of

‘special optimal situations’ make programming with the

PIC16F62X

simple yet efficient. In addition, the

learning curve is reduced significantly.

Device

Memory

FLASH

Program

RAM

Data

EEPROM

Data

PIC16F627

1024 x 14

224 x 8

128 x 8

PIC16F628

2048 x 14

224 x 8

128 x 8

PIC16LF627

1024 x 14

224 x 8

128 x 8

PIC16LF628

2048 x 14

224 x 8

128 x 8

The PIC16F62X

devices contain an 8-bit ALU and

working register. The ALU is a general purpose

arithmetic unit. It performs arithmetic and Boolean

functions between data in the working register and any

The ALU is 8-bit wide and capable of addition,

subtraction, shift and logical operations. Unless

otherwise mentioned, arithmetic operations are two's

complement in nature. In two-operand instructions,

typically

one

operand

the

working

(W register). The other operand is a file register or an

immediate constant. In single operand instructions, the

operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU

operations. It is not an addressable register.

Depending on the instruction executed, the ALU may

affect the values of the Carry (C), Digit Carry (DC), and

Zero (Z) bits in the STATUS register. The C and DC bits

operate as a Borrow and Digit Borrow out bit,

respectively, bit in subtraction. See the SUBLW and

SUBWF

instructions for examples.

A simplified block diagram is shown in Figure 3-1, with

a description of the device pins in Table 3-1.

Two types of data memory are provided on the

PIC16F62X devices.

Non-volatile EEPROM data

memory is provided for long term storage of data such

as calibration values, look up table data, and any other

data which may require periodic updating in the field.

This data is not lost when power is removed. The other

data memory provided is regular RAM data memory.

Regular RAM data memory is provided for temporary

storage of data during normal operation. It is lost when

power is removed.

PIC16F628-20/SS Datasheet(PDF) 9 Page - Microchip Technology

PIC16F628-20/SS Datasheet(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL