| Electronic Components Datasheet Search |
|
TC7135 Datasheet(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
TC7135 Datasheet(HTML) 6 Page - Microchip Technology |
|
6 / 22 page ![]() TC7135 DS21460B-page 6 © 2002 Microchip Technology Inc. 3.0 DETAILED DESCRIPTION (All Pin Designations Refer to 28-Pin DIP) 3.1 Dual Slope Conversion Principles The TC7135 is a dual slope, integrating A/D converter. An understanding of the dual slope conversion tech- nique will aid in following the detailed TC7135 operational theory. The conventional dual slope converter measurement cycle has two distinct phases: 1. Input signal integration 2. Reference voltage integration (de-integration) The input signal being converted is integrated for a fixed time period. Time is measured by counting clock pulses. An opposite polarity constant reference voltage is then integrated until the integrator output voltage returns to zero. The reference integration time is directly proportional to the input signal. In a simple dual slope converter, a complete conver- sion requires the integrator output to "ramp-up" and "ramp-down." A simple mathematical equation relates the input sig- nal, reference voltage, and integration time: EQUATION 3-1: For a constant VIN: EQUATION 3-2: The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values, as long as they are stable during a measurement cycle. An inher- ent benefit is noise immunity. Noise spikes are inte- grated, or averaged, to zero during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation convert- ers in high-noise environments (see Figure 3-1). FIGURE 3-1: BASIC DUAL SLOPE CONVERTER 3.2 TC7135 Operational Theory The TC7135 incorporates a system zero phase and integrator output voltage zero phase to the normal two- phase dual-slope measurement cycle. Reduced sys- tem errors, fewer calibration steps, and a shorter over- range recovery time result. The TC7135 measurement cycle contains four phases: 1. System zero 2. Analog input signal integration 3. Reference voltage integration 4. Integrator output zero Internal analog gate status for each phase is shown in Figure 3-1. TABLE 3-1: INTERNAL ANALOG GATE STATUS 1 RINTCINT∫ TINT 0 VIN(T)DT = VREF TDEINT RINTCINT where: VREF = Reference voltage TINT = Signal integration time (fixed) TDEINT = Reference voltage integration time (variable). VIN = VREF TDEINT TINT REF Voltage Analog Input Signal Display Switch Drive Control Logic Clock Counter Polarity Control Phase Control VIN ≈ VREF Variable Reference Integrate Time Fixed Signal Integrate Time Integrator Comparator VIN ≈ 1/2 VREF Conversion Cycle Phase SWI SWRI+SWRI-SWZ SWR SW1 SWIZ Reference Figures System Zero Closed Closed Closed Figure 3-2 Input Signal Integration Closed Figure 3-3 Reference Voltage Integration Closed* Closed Figure 3-4 Integrator Output Zero Closed Closed Figure 3-5 *Note: Assumes a positive polarity input signal. SWRI would be closed for a negative input signal. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |