L6751B datasheet(20/58 Pages) STMICROELECTRONICS

20 / 58 page

Device configuration and pinstrapping tables

L6751B

20/58

Doc ID 024028 Rev 1

Device configuration and pinstrapping tables

The L6751B features a universal serial data bus fully compliant with Intel VR12/IMVP7

Protocol rev1.5, document #456098 and AMD SVI specifications, document #40182. To

guarantee proper device and CPU operation, refer to these documents for bus design,

layout guidelines and any additional information required for the bus architecture. Different

platforms may require different pull-up impedance on the SVI bus. Impedance matching and

spacing among SVI bus lines must be followed.

The controller configures itself automatically upon detection of different pinstrappings which

are monitored at the IC power-up. See Table 6, 8, 9, 10 e 11 for details.

4.1

JMode

When enabled, multi-phase acts as if in DDR mode, while single-phase is an independent

regulator with 0.75 V fixed reference (load-line disabled - TM can be used as enable for the

single-phase).

Output voltage higher than the internal reference may be achieved by adding a proper

resistor divider (RA, RB - see Figure 4). To maintain precision in output voltage regulation, it

is recommended to provide both SFBR and SRGND with the same divider.

Equation 1

Figure 4.

JMode: voltage positioning

OUT

0.750V

-----------------------

⋅

0.750 V

SFB

SCOMP

SVSEN

SFBR

RFB

To Vout

(Remote Sense)

SRGND

AM14836v1

L6751B Datasheet(PDF) 20 Page - STMicroelectronics