Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PI6C49016 Datasheet(PDF) 9 Page - Pericom Semiconductor Corporation

Part # PI6C49016
Description  Low Power Networking Clock Generator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI6C49016 Datasheet(HTML) 9 Page - Pericom Semiconductor Corporation

Back Button PI6C49016 Datasheet HTML 5Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 6Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 7Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 8Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 9Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 10Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 11Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 12Page - Pericom Semiconductor Corporation PI6C49016 Datasheet HTML 13Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
9
www.pericom.com
PI6C49016
Rev. B
06/25/13
PI6C49016
Low Power Networking Clock Generator
Electrical Characteristics - Single-Ended
Unless otherwise specified, V
DD=3.3V±5%, VDDO2=2.5V, Ambient Temperature –40°C to +85°C
Parameter
Symbol
Conditions
Min
Typ
Max
Units
Input Clock Frequency
F
IN
25
MHz
Output Frequency Error
0
ppm
Output Rise Time
t
OR
20% to 80% 1
0.5
1
ns
0.7 V to 1.7V 125 MHz
0.4
Output Fall Time
t
OF
80% to 20% 1
0.5
1
Output Clock Duty
Cycle
Measured at VDD/2, 125M
47
50
53
%
Measured at VDD/2, all
other outputs
45
50
55
High-Level Output
Voltage
V
OH
I
OH = -4mA
VDD-0.4
V
High-Level Output
Voltage
V
OH
I
OH = -8mA
2.4
V
Low-Level Output Volt-
age
V
OL
I
OL = 8mA
0.4
V
Peak-to-Peak Jitter
66.66 MHz clock output
±150
ps
125 MHz clock output
±100
Cycle-to-Cycle Jitter
125 MHz clock output
±100
80 MHz clock output2, 3
±100
Phase Noise
66.66 MHz, 500 kHz offset
-56
dB
Modulation Rate
80MHz
32
60
kHz
Clock Stabilization Time
from Power Up
PD_RESET goes high to 1%
of final frequency
3
10
ms
Note 1: CL = 15 pF
Note 2: Cycle-to-cycle jitter is measured at 25°C.
Note 3: Spread OFF.
13-0102



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com