Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS7C34098 Datasheet(PDF) 2 Page - Alliance Semiconductor Corporation

Part # AS7C34098
Description  5V/3.3V 256K x 16 CMOS SRAM
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS7C34098 Datasheet(HTML) 2 Page - Alliance Semiconductor Corporation

  AS7C34098 Datasheet HTML 1Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 2Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 3Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 4Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 5Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 6Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 7Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 8Page - Alliance Semiconductor Corporation AS7C34098 Datasheet HTML 9Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
®
AS7C4098
AS7C34098
1/13/05; v.1.9
Alliance Semiconductor
P. 2 of 10
Functional description
The AS7C4098 and AS7C34098 are high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) devices
organized as 262,144 words × 16 bits. They are designed for memory applications where fast data access, low power, and
simple interfacing are desired.
Equal address access and cycle times (tAA, tRC, tWC) of 10/12/15/20 ns with output enable access times (tOE) of 5/6/7/8 ns are
ideal for high-performance applications. The chip enable input CE permits easy memory expansion with multiple-bank
memory systems.
When CE is High the device enters standby mode. The standard AS7C4098/AS7C34098 is guaranteed not to exceed 110/
72mW power consumption in CMOS standby mode. A write cycle is accomplished by asserting write enable (WE) and chip
enable (CE). Data on the input pins I/O1–I/O16 is written on the rising edge of WE (write cycle 1) or CE (write cycle 2). To
avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or
write enable (WE).
A read cycle is accomplished by asserting output enable (OE) and chip enable (CE), with write enable (WE) High. The chip
drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or
write enable is active, output drivers stay in high-impedance mode.
These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to
be written and read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.
All chip inputs and outputs are TTL- and CMOS-compatible, and operation is from either a single 5V (AS7C4098) or 3.3V
(AS7C34098) supply. Both devices are available in the JEDEC standard 400-mL, 44-pin SOJ and TSOP 2 packages.
Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Absolute maximum ratings
Parameter
Device
Symbol
Min
Max
Unit
Voltage on VCC relative to GND
AS7C4098
Vt1
–0.50
+7.0
V
AS7C34098
Vt1
–0.50
+5.0
V
Voltage on any pin relative to GND
Vt2
–0.50
VCC +0.50
V
Power dissipation
PD
–1.5
W
Storage temperature
Tstg
–65
+150
°C
Ambient temperature with VCC applied
Tbias
–55
+125
°C
DC current into outputs (low)
IOUT
–±20
mA
Truth table
CE
WE
OE
LB
UB
I/O1–I/O8
I/O9–I/O16
Mode
HXXXX
High Z
High Z
Standby (ISB, ISB1)
L
HHXX
High Z
High Z
Output disable (ICC)
L
XXHH
LHL
LH
DOUT
High Z
Read (ICC)
HL
High Z
DOUT
LL
DOUT
DOUT
LL
X
LH
DIN
High Z
Write (ICC)
HL
High Z
DIN
LL
DIN
DIN
Key: X = Don’t care, L = Low, H = High.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com