74ALVC74D datasheet(2/20 Pages) PHILIPS

2 / 20 page

2003 May 26

Philips Semiconductors

Product speciﬁcation

Dual D-type ﬂip-ﬂop with set and reset;

positive-edge trigger

74ALVC74

FEATURES

• Wide supply voltage range from 1.65 to 3.6 V

• Complies with JEDEC standard:

JESD8-7 (1.65 to 1.95 V)

JESD8-5 (2.3 to 2.7 V)

JESD8B/JESD36 (2.7 to 3.6 V).

• 3.6 V tolerant inputs/outputs

• CMOS low power consumption

• Direct interface with TTL levels (2.7 to 3.6 V)

• Power-down mode

• Latch-up performance exceeds 250 mA

• ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V.

DESCRIPTION

The 74ALVC74 is a dual positive-edge triggered, D-type

flip-flop with individual data (D), clock (CP), set (SD) and

reset (RD) inputs and complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs

and operate independently of the clock input. Information

on the data input is transferred to the Q output on the

LOW-to-HIGH transition of the clock pulse. The D inputs

must be stable one set-up time prior to the LOW-to-HIGH

clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit

highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; Tamb =25 °C.

Notes

1. CPD is used to determine the dynamic power dissipation (PD in µW).

PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in Volts;

N = total load switching outputs;

Σ(CL × VCC2 × fo) = sum of the outputs.

2. The condition is VI = GND to VCC.

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

tPHL/tPLH

propagation delay nCP to nQ, nQVCC = 1.8 V; CL = 30 pF; RL =1kΩ

3.7

VCC = 2.5 V; CL = 30 pF; RL = 500 Ω

2.6

VCC = 2.7 V; CL = 50 pF; RL = 500 Ω

2.8

VCC = 3.3 V; CL = 50 pF; RL = 500 Ω

2.7

tPHL/tPLH

propagation delay nSD, nRD to nQ, nQVCC = 1.8 V; CL = 30 pF; RL =1kΩ

3.5

VCC = 2.5 V; CL = 30 pF; RL = 500 Ω

2.5

VCC = 2.7 V; CL = 50 pF; RL = 500 Ω

3.1

VCC = 3.3 V; CL = 50 pF; RL = 500 Ω

2.3

fmax

maximum clock frequency

425

MHz

input capacitance

3.5

CPD

power dissipation capacitance per buffer

VCC = 3.3 V; notes 1 and 2

74ALVC74D Datasheet(PDF) 2 Page - NXP Semiconductors

74ALVC74D Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL