| Electronic Components Datasheet Search |
|
FTLX1672M3BNL Datasheet(PDF) 7 Page - Finisar Corporation. |
|
|
|||||||||||||||||||||||||||||
FTLX1672M3BNL Datasheet(HTML) 7 Page - Finisar Corporation. |
|
7 / 12 page ![]() FTLX1672M3BNL Product Specification Finisar Corporation - September 2015 Rev. C1 Page 7 IX. Digital Diagnostic Specifications FTLX1672M3BNL transceivers can be used in host systems that require either internally or externally calibrated digital diagnostics. Parameter Symbol Units Min Max Accuracy Ref. Accuracy Transceiver temperature DD Temp-E ºC -10 +90 ±5ºC 1 Transceiver supply voltage DD Voltage V 2.8 4.0 ±3% Transmitter bias current DD Bias mA 0 127 ±10% 2 Transmitter output power DD Tx-Power dBm -2 +3 ±2dB Receiver average optical input power DD Rx-Power dBm -20 +1 ±2dB Notes: 1. Internally measured 2. The accuracy of the Tx bias current is 10% of the actual current from the laser driver to the laser X. Internal CDR’s Locking Modes The FTLX1672M3BNL is equipped with internal CDR units on both the receiver and the transmitter sides. The host can set the CDR’s to lock at 8.5Gb/s, 10G (9.95-11.3Gb/s), or in by-pass mode, by setting the rate select pins or the soft bits (logic OR). The different locking modes are shown in the following logic table: R/S 0 R/S 1 CDRs Locking Mode Logic OR of: pin 7 & bit 110.3 Logic OR of: pin 9 & bit 118.3 Low or 0 Low or 0 Both CDRs lock at 8.5Gb/s Low or 0 High or 1 Tx CDR is in bypass mode. Rx CDR locks at 10G (9.95-11.3Gb/s) High or 1 Low or 0 Tx & Rx CDRs in bypass mode High or 1 High or 1 Both CDRs lock at 10G (9.95-11.3Gb/s) The bits 110.3 and 118.3 are set to 1 by default at power-up The RS0 and RS1 pins are internally pulled-down to ground as per [1]. The soft bits 110.3 and 118.3 are both set to “1” at the transceiver power-up, to select the 10G locking mode by default. The host can change this configuration via the 2-wire communication as described in the SFP MSA [1]. Alternative configurations can be factory set upon request. Please refer to Finisar for additional details. XI. SFF-8431 Power-up Sequence If either CDR is enabled, the typical power consumption of the FTLX1672M3BNL may exceed the limit of 1.5W specified for the Power Level II transceivers in [1], for which a power-up sequence is recommended. However, the FTLX1672M3BNL is factory set to power-up directly to its operating conditions. Upon request, it can be factory set to follow the power-up sequence specified for transceivers exceeding 1W, as per [1]. In power level I, the FTLX1672M3BNL does not carry traffic, but the 2-wire serial communication is active. Please refer to [1] and Finisar Application Note AN-2076 for additional details. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |