Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCF88331 Datasheet(PDF) 50 Page - NXP Semiconductors

Part # PCF88331
Description  STN RGB - 132 X 132 X 3 driver
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF88331 Datasheet(HTML) 50 Page - NXP Semiconductors

Back Button PCF88331 Datasheet HTML 46Page - NXP Semiconductors PCF88331 Datasheet HTML 47Page - NXP Semiconductors PCF88331 Datasheet HTML 48Page - NXP Semiconductors PCF88331 Datasheet HTML 49Page - NXP Semiconductors PCF88331 Datasheet HTML 50Page - NXP Semiconductors PCF88331 Datasheet HTML 51Page - NXP Semiconductors PCF88331 Datasheet HTML 52Page - NXP Semiconductors PCF88331 Datasheet HTML 53Page - NXP Semiconductors PCF88331 Datasheet HTML 54Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 112 page
background image
2003 Feb 14
50
Philips Semiconductors
Objective specification
STN RGB - 132
× 132 × 3 driver
PCF8833
6.2.34
SUPER FRAME INVERSION
The Super frame inversion command (FINV), which is the inversion of the row functions after all rows are written to can
be switched off for the PCF8833. When switched off, the inversion of the row functions will then only be done with N-line
inversion. Inversion of the row functions is needed so as to avoid a DC component over the LCD display. A detailed
description of the N-line inversion is given in Section 6.2.45.
The FINV control bit reset state is defined in Table 52.
Table 52 Super frame inversion register bits
Table 53 Super frame inversion reset state
6.2.35
DATA ORDER
The data order (DOR) of the data which will be written into the RAM can be changed (swapped).
The DOR command is explained and the reset state defined in Table 55.
Table 54 Data order register bits
Table 55 Data order reset state
6.2.36
TEMPERATURE COMPENSATED FRAME FREQUENCY
The PCF8833 incorporates a temperature segmented frame frequency programming; see Section 6.2.41. This
segmented frame frequency can be disabled by using the temperature compensated frame frequency (TCDFE)
command.
The TCDFE control bit reset state is defined in Table 57.
When the non-segmented frame frequency is chosen, the frame frequency in segment B (DFB) is valid;
see Section 6.2.41.
Table 56 Temperature compensated frame frequency register bits
D/C
7
6543210
DEFAULT
0
1
0
1
1
1
0
0
FINV
B9H
BIT
LOGIC 0
LOGIC 1 (RESET STATE)
FINV
super frame inversion is off
super frame inversion is on
D/C
7
6543210
DEFAULT
0
1
0
1
1
1
0
1
DOR
BAH
BIT
LOGIC 0 (RESET STATE)
LOGIC 1
DOR
normal data order
MSB/LSB transposed for RAM data
D/C
7
6543210
DEFAULT
0
1
0
1
1
1
1
0
TCDFE
BDH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com