MT9072AB datasheet(199/275 Pages) ZARLINK

199 / 275 page

MT9072

Data Sheet

199

Zarlink Semiconductor Inc.

17.2.6

Interrupt Vector and Interrupt Status Registers (Y3X) Bit Functions

Tables 129 and 130 describes the bit functions of the Interrupt Vectors, while Tables 182 to 185 describe the bit

functions of each of the Interrupt Status Registers in the MT9072. Each interrupt status register is repeated for each

of the 8 framers (not the Interrupt Vectors). Framer 0 is addressed with Y=0, Framer 1 with Y=1, Framer 2 with Y=2

and so on up to Framer 7 with Y=7 (where Y represents the 4 most significant address bits (MSB) A11-A8).

However, since the Interrupt Vectors are common for all eight framers, only addresses 910 and 911 may be used to

read from these registers. The (#) indicates that the unused bit position may be read as either a (0) or (1).

Bit

Name

Functional Description

15-9

not used.

8GAI

Go Ahead Interrupt. Indicates a go-ahead pattern (01111111) was detected by the

HDLC receiver. This bit is reset after a read.

7EOPDI

End of Packet Data Interrupt.This bit is set when an end of packet (EOP) byte was

written into the RX FIFO by the HDLC receiver. This can be in the form of a flag, an

abort sequence or as an invalid packet. This bit is reset after a read.

TEOPI

Transmit End of Packet Interrupt.This bit is set when the transmitter has finished

sending the closing flag of a packet or after a packet has been aborted. This bit is reset

after read.

5EOPRI

End of Packet Receive Fifo Interrupt.This bit is set when the byte about to be read

from the RX FIFO is the last byte of the packet. It is also set if the Rx FIFO is read and

there is no data in it. This bit is reset after a read.

4TXFLI

Transmit FIFO Low Interrupt.This bit is set when the Tx FIFO is emptied below the

selected low threshold level. This bit is reset after a read.

3FAI

Frame Abort: Transmit Interrupt. this bit (FA) is set when a frame abort is received

during packet reception. It must be received after a minimum number of bits have been

received (26) otherwise it is ignored.

TXUNDERI

Transmit Elastic Buffer Empty Interrupt. If high it Indicates that a read by the

transmitter was attempted on an empty Tx FIFO. This bit is reset after a read.

RXFFI

Receive FIFO is filled above Threshold Interrupt.This bit is set when the Rx FIFO is

filled above the selected full threshold level. This bit is reset after a read.

RXOVFLI

Receive FiFO Overflow Interrupt. This bit Indicates that the 32 byte RX FIFO

overflowed (i.e. an attempt to write to a 32 byte full RX FIFO). The HDLC will always

disable the receiver once the receive overflow has been detected. The receiver will be

re-enabled upon detection of the next flag, but will overflow again unless the RX FIFO

is read. This bit is reset after a read.

Table 177 - HDLC Interrupt Status Register(Y33) (E1)

MT9072AB Datasheet(PDF) 199 Page - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 199 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL