MT9072AB datasheet(224/275 Pages) ZARLINK

224 / 275 page

MT9072

Data Sheet

224

Zarlink Semiconductor Inc.

5F5RVS

(0)

Framer 5 Rx Line Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Line status register(535) are Framer 5 are set. This bit can be masked and will remain

low by theF1RM bit in address 903.

4F5SVS

(0)

Framer 5 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt Sync

status register(534) for Framer 5 are set. This bit can be masked and will remain low by the

F1SM bit in address 903.

3F4HVS

(0)

Framer 4 HDLC Vector Status. This bit if unmasked is set if any of the bits in the HDLC status

F7HM bit in address 903.

2F4EVS

(0)

Framer 4 Elastic Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Elasitc store register(436) or Elastic store status for Framer 4 are set. This bit can be

masked and will remain low by the F4EM bit in address 903.

1F4RVS

(0)

Framer 4 Rx Line Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Line status register(435) for Framer 4 are set. This bit can be masked and will remain

low by the F4RM bit in address 903.

0F4SVS

(0)

Framer 4 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt Sync

status register(434) Framer 4 are set. This bit can be masked and will remain low by the F4SM

bit in address 903.

Bit

Name

Functional Description

15-3

ID15-3

ID Number. Contains 0100000001011.

ID2-0

(000)

These 3 bits make up a binary code which identify the revision of this deviceID Number.

Table 201 - Identification Revision Code Data Register (R Address 912) (E1)

Bit

Name

Functional Description

15-1

not used.

0STIS

(0)

ST-BUS Analyser Interrupt Status. This bit is set if the ST-BUS Analyser is filled up.

Table 202 - ST-BUS Analyzer Vector Status Register (Address 913) (E1)

Bit

Name

Functional Description

15-8

not used.

7-0

STAD

(7-0)

(0)

ST-BUS Analyser Data. This is the data for the ST-BUS analyser buffer. 920 is the first byte of

the data that is being "analyzed". The source of the data can be any ST-BUS stream from any

Framer.

Table 203 - ST-BUS Analyser Data (Address 920-93F) (E1)

Bit

Name

Functional Description

Table 200 - Interrupt Vector 2 Status Register (Address 911) (E1)

MT9072AB Datasheet(PDF) 224 Page - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 224 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL