PC87373 datasheet(71/174 Pages) NSC

71 / 174 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.1

3.17 MUSICAL INSTRUMENT DIGITAL INTERFACE (MIDI) PORT CONFIGURATION

3.17.1 Logical Device C (MIDI) Configuration

Table 27 lists the configuration registers that affect the MIDI Port. Only the last register (F0h) is described here. See Section

3.2.3 on page 36 for descriptions of the other configuration registers. All of these registers are VDD3 powered.

Table 28. MIDI Conﬁguration Registers

3.17.2 MIDI Port Configuration Register

This register is reset by hardware to 00h.

Power Well: VDD3

Location:

Index F0h

Type:

R/W

Usage Hints:

To use MIDI enhanced features, locate the MIDI base address within the LPC Wide Generic address range.

In Legacy mode, only the MIDI IN, MIDI OUT, MIDI Status and MIDI Command registers of the MIDI are user-accessible

(see Section 11.3 on page 136).

In Enhanced mode, all the registers listed in the MIDI chapter are accessible (see Section 11.3 on page 136).

Index

Conﬁguration Register or Action

Type

Power Well

Reset

30h Activate (see Section 3.3.1 on page 40)

R/W

VDD3

00h

60h Base Address MSB register

R/W

VDD3

03h

61h Base Address LSB register. Bit 0 (for A0) is read only, 0b.

R/W

VDD3

30h

70h Interrupt Number and Wake-Up on IRQ Enable register

R/W

VDD3

00h

71h Interrupt Type. Bit 1 is R/W; other bits are read only

R/W

VDD3

03h

74h Report no DMA Assignment

VDD3

04h

75h Report no DMA Assignment

VDD3

04h

F0h MIDI Port Conﬁguration register

R/W

VDD3

00h

Bit

76543210

Name

Reserved

INT_PU_EN

Reserved

TRI-STATE

Control

Reset

00000000

Bit

Description

7-4

Reserved.

Enhanced Mode Enable. See Usage Hints below.

0: Disabled - Legacy mode (default)

1: Enabled - Enhanced mode

INT_PU_EN (Internal Pull-Up Enable). When the MIDI Port functionality is selected, this bit controls the

internal pull-up resistor on pin SMB2_SDA/MDRX.

0: Disabled (default)

1: Enabled

Reserved.

TRI-STATE Control. When this bit is set and the MIDI is inactive, the MIDI output pins are in TRI-STATE.

0: Disabled (default)

1: Enabled

PC87373 Datasheet(PDF) 71 Page - National Semiconductor (TI)

PC87373 Datasheet(HTML) 71 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL