TMS28F010B

131072 BY 8-BIT

FLASH MEMORY

SMJS824B – MAY 1995 – REVISED AUGUST 1997

13

POST OFFICE BOX 1443

– 0.6 V to 7 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

– 0.6 V to 14 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range (see Note 2): All inputs except A9

. . . . . . . . . . . . . . . . . . . . . . . . . . . .

A9

– 0.6 V to 13.5 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output voltage range (see Note 3)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

L

0

°C to 70°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

E

– 40

°C to 85°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Q

– 40

° C to 125°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

–65

°C to 150°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES:

1. All voltage values are with respect to VSS.

2. The voltage on any input pin can undershoot to – 2 V for periods less than 20 ns.

3. The voltage on any output pin can overshoot to 7 V for periods less than 20 ns.

recommended operating conditions

MIN

TYP

MAX

UNIT

VCC

Supply voltage

During write / read / flash erase

4.5

5

5.5

V

VPP

Supply voltage

During read only ( VPPL)

0

VCC + 2

V

VPP

Supply voltage

During write / read / flash erase (VPPH)

11.4

12

12.6

V

VIH

High level dc input voltage

TTL

2

VCC + 0.5

V

VIH

High-level dc input voltage

CMOS

VCC – 0.5

VCC + 0.5

V

VIL

Low level dc input voltage

TTL

– 0.5

0.8

V

VIL

Low-level dc input voltage

CMOS

GND – 0.2

GND + 0.2

V

VID

Voltage level on A9 for algorithm-selection mode

11.5

13

V