STM32L051C8 datasheet(97/127 Pages) STMICROELECTRONICS

97 / 127 page

DocID025938 Rev 6

97/127

STM32L051x6 STM32L051x8

Electrical characteristics

100

Figure 32. SPI timing diagram - slave mode and CPHA = 0

Table 72. SPI characteristics in voltage Range 3 (1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode

MHz

Slave mode

2(2)

Duty(SCK)

Duty cycle of SPI clock

frequency

Slave mode

tsu(NSS)

NSS setup time

Slave mode, SPI presc = 2

4*Tpclk

th(NSS)

NSS hold time

Slave mode, SPI presc = 2

2*Tpclk

tw(SCKH)

tw(SCKL)

SCK high and low time

Master mode

Tpclk-2

Tpclk

Tpclk+2

tsu(MI)

Data input setup time

Master mode

1.5

tsu(SI)

Slave mode

th(MI)

Data input hold time

Master mode

13.5

th(SI)

Slave mode

ta(SO

Data output access time

Slave mode

tdis(SO)

Data output disable time

Slave mode

tv(SO)

Data output valid time

Slave mode

tv(MO)

Master mode

th(SO)

Data output hold time

Slave mode

th(MO)

Master mode

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit

into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates

with a master having tsu(MI) = 0 while Duty(SCK) = 50%.

STM32L051C8 Datasheet(PDF) 97 Page - STMicroelectronics

STM32L051C8 Datasheet(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL