Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LAN83C185 Datasheet(PDF) 39 Page - SMSC Corporation

Part # LAN83C185
Description  High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY)
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN83C185 Datasheet(HTML) 39 Page - SMSC Corporation

Back Button LAN83C185 Datasheet HTML 35Page - SMSC Corporation LAN83C185 Datasheet HTML 36Page - SMSC Corporation LAN83C185 Datasheet HTML 37Page - SMSC Corporation LAN83C185 Datasheet HTML 38Page - SMSC Corporation LAN83C185 Datasheet HTML 39Page - SMSC Corporation LAN83C185 Datasheet HTML 40Page - SMSC Corporation LAN83C185 Datasheet HTML 41Page - SMSC Corporation LAN83C185 Datasheet HTML 42Page - SMSC Corporation LAN83C185 Datasheet HTML 43Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 60 page
background image
High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY)
Datasheet
SMSC LAN83C185
39
Revision 0.8 (06-12-08)
DATASHEET
18.4:0
PHYAD
PHY Address.
The PHY Address is used for the SMI address and for
the initialization of the Cipher (Scrambler) key. Refer
to Section 5.4.9.1, "Physical Address Bus -
PHYAD[4:0]," on page 45 for more details.
RW,
NASR
PHYAD
Table 5.44 Register 20 - TSTCNTL
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
20.15
READ
When setting this bit to “1”, the content of the register
that is selected by the READ ADDRESS will be
latched to the TSTREAD1/2 registers. This bit is self-
cleared.
RW
0
20.14
WRITE
When setting this bit to “1”, the register that is selected
by the WRITE ADDRESS is going to be written with
the data from the TSTWRITE register. This bit is self-
cleared.
RW
0
20.13:11
Reserved
20.10
TEST MODE
Enable the Testability/Configuration mode:
0 - Testability/Configuration mode disabled
1 - Testability/Configuration mode enabled
RW
0
20.9:5
READ
ADDRESS
The address of the Testability/Configuration register
that will be latched into the TSTREAD1 and
TSTREAD2 registers
RW
0
20.4:0
WRITE
ADDRESS
The address of the Testability/Configuration register
that will be written.
RW
0
Table 5.45 Register 21 - TSTREAD1
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
21.15:0
READ_DATA
When reading registers with a size of less then 16
bits, this register contain the register data, starting
from bit 0.
When reading registers with a size of more then 16
bits, this register contain the less significant 16 bits of
the register data.
RO
0
Table 5.46 Register 22 - TSTREAD2
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
22.15:0
READ_DATA
When reading registers with a size of less then 16
bits, this register clears to zeros.
When reading registers with a size of more then 16
bits, this register contains the most significant bits of
the register data, starting from the 16th bit.
RO
0
Table 5.43 Register 18 - Special Modes (continued)
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com