| Electronic Components Datasheet Search |
|
HMC702LP6CE Datasheet(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
HMC702LP6CE Datasheet(HTML) 28 Page - Analog Devices |
|
28 / 38 page ![]() For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com Application Support: Phone: 978-250-3343 or apps@hittite.com 28 HMC702LP6CE v10.0812 14 GHz 16-BIT FRACTIONAL-N PLL Table 7. Reg 01h Enable & Reset Register Bit Type Name Default Description 0 r/W malg_vcobuf_en 1 1 Vco Buffer Enable 1 r/W mag_bias_en 1 1 Bias enable. When 0 PLL is disabled. 2 r/W rfp_div_en 1 0 Enables / Holds refdiv in reset Holding ref divider in reset is equivalent to bypassing the divider, see Figure 4 3 r/W xrefmux_todig_en 1 1 Enables clock gate for xtal muxed (sq or sin) reference to digital. Program 1 4 r/W rfp_div_todig_en 1 1 Enables divided reference clock to the digital see Figure 4 5 r/W rfp_sqr_todig_en 1 0 Enables square wave xtal clock to main digital see Figure 4 Program 0 6 r/W rfp_sin_todig_en 1 0 Enables sine wave xtal clock to main digital see Figure 4 7 r/W rfp_buf_sq_en 1 1 Enables Square wave ref Buffer. also requires reg3h[16]=0 for Square wave ref Buffer. See Figure 4 8 r/W rfp_buf_sin_en 1 0 Enables Sine wave ref Buffer also requires reg3h[16]=1 for Sine wave ref Buffer. See Figure 4 9 r/W vcop_todig_en 1 1 1= Divided Vco as digital, Δ∑ modulator clock 0= Divided ref path as the Δ∑ modulator clock Program 1 10 r/W vcop_presc_en 1 1 Enables the prescaler bias 11 r/W pfd_lkd_en 1 1 Enable / resetb to digital lock detect circuit and PFD’s lock detect output gates Program 1 12 r/W cp_en 1 1 charge Pump Enable, disable is tri-stated output 13 r/W dsm_rstb 1 1 1 - Enables fractional modulator see also dsm_integer_mode Reg12h<3> 14 r/W lkd_rstb 1 1 1 - enables lock detect circuit 15 r/W pfds_rstb 1 1 cSP PFD FF rstb 1 - Enables the cycle Slip Prevention (cSP) feature of the PFD (also need reg 1c[5]=1) Table 8. Reg 02h Serial Data Out Force Register Bit Type Name Default Description 0 r/W malg_sdo_driver_force_val 1 Serial Data out Force value this value may be forced onto LD_SDo by setting malg_sdo_driver_force_en 1 r/W malg_sdo_driver_force_en 1 Serial Data out En Force enable Places value from malg_sdo_driver_force_val on SDo Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. For price, delivery, and to place orders: Analog Devices, Inc., One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 781-329-4700 • Order online at www.analog.com Application Support: Phone: 1-800-ANALOG-D |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |