DS2196L datasheet(91/157 Pages) DALLAS

91 / 157 page

DS2196

91 of 157

BC2: BERT Control Register 2 (Address = 42 Hex)

(MSB)

(LSB)

EIB2

EIB1

EIB0

SBE

–

SYMBOL

POSITION

NAME AND DESCRIPTION

EIB2

BC2.7

Error Insert Bit 2. Will automatically insert bit errors at the

prescribed rate into the generated data pattern. Useful for

verifying error detection operation. Refer to Table 15-3 for

details.

EIB1

BC2.6

Error Insert Bit 1. Refer to Table 15-3 for details.

EIB0

BC2.5

Error Insert Bit 0. Refer to Table 15-3 for details.

SBE

BC2.4

Single Bit Error Insert. A low to high transition will create a

single bit error. Must be cleared and set again for a subsequent

bit error to be inserted.

–

BC2.3

Not Assigned. Should be set to 0 when written.

–

BC2.2

Not Assigned. Should be set to 0 when written.

–

BC2.1

Not Assigned. Should be set to 0 when written.

BC2.0

Transmit Pattern Load. A low to high transition loads the

pattern generator with the pattern that is to be generated. This

bit should be toggled from low to high whenever the host

wishes to load a new pattern. Must be cleared and set again for

a subsequent loads.

Table 15-3: BERT RATE INSERTION SELECT

EIB2

EIB1

EIB0

Error Rate Inserted

No errors automatically inserted

001

10E-1

010

10E-2

011

10E-3

100

10E-4

101

10E-5

110

10E-6

111

10E-7

DS2196L Datasheet(PDF) 91 Page - Dallas Semiconductor

DS2196L Datasheet(HTML) 91 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL