FT313HQ-R datasheet(31/67 Pages) FTDI

31 / 67 page

Document No.: FT_000589

FT313H USB2.0 HS Host Controller Datasheet Version 1.2

Clearance No.: FTDI# 318

Bit

Name

Type

Default value

Description

INTR_POL

R/W

1’b0

Interrupt Polarity

0: active LOW

1: active HIGH

INTR_LEVEL

R/W

1’b0

Interrupt Level

0: level trigger

1: Edge trigged. The pulse width

depends on the NO_OF_CLK bits in

the EDGEINTC register.

GLOBAL_INTR_EN

R/W

1’b0

Globe interrupt enable

0: INT assertion disabled. INT will

never be asserted, regardless of

other settings or INT events.

1: INT assertion enabled. INT will be

asserted according to the HCINTEN

occurrence.

Table 5-14 HW mode register

5.3.4 EDGEINTC register (address = 88h)

Bit

Name

Type

Default value

Description

[31:24]

MIN_WIDTH

R/W

8’b0

Minimum Interval

Indicates the minimum interval between two

edge interrupts in uSOFs (1 uSOF = 125us).

This is not valid for level interrupts. A count

of zero means that an interrupt occurs as

when an event occurs.

[23:16]

Reserved

8’b0

[15: 0]

NO_OF_CLK

R/W

16’b1F

Number of clocks

Number of clocks that an Edge Interrupt

must be kept asserted on the interface. The

default INT pulse width is approximately

500ns. (N+1)*60MHz system clock.

Table 5-15 Edge interrupt control register

5.3.5 SWRESET register (address = 8Ch)

Bit

Name

Type

Default value

Description

[15: 8]

Reserved

8’b0

[7: 6]

INTF_MODE

2’b00

Interface mode

00b: Reserved

01b: Generic

Multiplex mode

FT313HQ-R Datasheet(PDF) 31 Page - Future Technology Devices International Ltd.

FT313HQ-R Datasheet(HTML) 31 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL