| Electronic Components Datasheet Search |
|
AS4C32M16SB-7TCN Datasheet(PDF) 21 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
AS4C32M16SB-7TCN Datasheet(HTML) 21 Page - Alliance Semiconductor Corporation |
|
21 / 55 page ![]() Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions (VDD = 3.3V ± 0.3V, TA = -40~85°C) (Note: 5, 6, 7, 8) Symbol A.C. Parameter -6 -7 Unit Note Min. Max. Min. Max. tRC Row cycle time (same bank) 60 - 63 - ns tRFC Refresh cycle time 60 - 63 - tRCD RAS# to CAS# delay (same bank) 18 - 21 - tRP Precharge to refresh/row activate command (same bank) 18 - 21 - tRRD Row activate to row activate delay (different banks) 12 - 14 - tMRD Mode register set cycle time 12 - 14 - tRAS Row activate to precharge time (same bank) 42 120K 42 120K tWR Write recovery time 12 - 14 - tCK Clock cycle time CL* = 2 10 - 10 - 9 CL* = 3 6 - 7 - tCH Clock high time 2 - 2.5 - 10 tCL Clock low time 2 - 2.5 - 10 tAC Access time from CLK (positive edge) CL* = 2 - 6 - 6 10 CL* = 3 - 5 - 5.4 tOH Data output hold time 2.5 - 2.5 - 9 tLZ Data output low impedance 0 - 0 - tHZ Data output high impedance - 5 - 5.4 8 tIS Data/Address/Control Input set-up time 1.5 - 1.5 - 10 tIH Data/Address/Control Input hold time 0.8 - 0.8 - 10 tPDE Power Down Exit set-up time tIS+tCK - tIS+tCK - tREFI Average Refresh interval time - 7.8 - 7.8 μs tXSR Exit Self-Refresh to any Command tRC+tIS - tRC+tIS - ns * CL is CAS Latency. Note: 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability. 2. All voltages are referenced to VSS. Overshoot VIH (Max) = 4.6V for pulse width ≤ 3ns. Undershoot VIL (Min) = -1.0V for pulse width ≤ 3ns. 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and tRC. Input signals are changed one time during every 2 tCK. 4. These parameters depend on the output loading. Specified values are obtained with the output open. 5. Power-up sequence is described in Note 11. 6. A.C. Test Conditions AS4C32M16SB-6TIN AS4C32M16SB-7TIN AS4C32M16SB-7TCN Confidential - 21/55 - Rev.1.0 June 2016 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |