Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32L151x8 Datasheet(PDF) 68 Page - STMicroelectronics

Part # STM32L151x8
Description  Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L151x8 Datasheet(HTML) 68 Page - STMicroelectronics

Back Button STM32L151x8 Datasheet HTML 64Page - STMicroelectronics STM32L151x8 Datasheet HTML 65Page - STMicroelectronics STM32L151x8 Datasheet HTML 66Page - STMicroelectronics STM32L151x8 Datasheet HTML 67Page - STMicroelectronics STM32L151x8 Datasheet HTML 68Page - STMicroelectronics STM32L151x8 Datasheet HTML 69Page - STMicroelectronics STM32L151x8 Datasheet HTML 70Page - STMicroelectronics STM32L151x8 Datasheet HTML 71Page - STMicroelectronics STM32L151x8 Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 133 page
background image
Electrical characteristics
STM32L151x6/8/B STM32L152x6/8/B
68/133
DocID17659 Rev 12
AHB
GPIOA
5
4.5
3.5
4
µA/MHz
(fHCLK)
GPIOB
5
4.5
3.5
4.5
GPIOC
5
4.5
3.5
4.5
GPIOD
5
4.5
3.5
4.5
GPIOE
5
4.5
3.5
4.5
GPIOH
4
4
3
3.5
CRC
1
0.5
0.5
0.5
FLASH
13
11.5
9
18.5
DMA1
12
10
8
10.5
All enabled
166
138
106
130
IDD (RTC)
0.47
µA
IDD (LCD)
3.1
IDD (ADC)(3)
1450
IDD (DAC)(4)
340
IDD (COMP1)
0.16
IDD (COMP2)
Slow mode
2
Fast mode
5
IDD (PVD / BOR)(5)
2.6
IDD (IWDG)
0.25
1. Data based on differential IDD measurement between all peripherals OFF an one peripheral with clock enabled, in the
following conditions: fHCLK = 32 MHz (Range 1), fHCLK = 16 MHz (Range 2), fHCLK = 4 MHz (Range 3), fHCLK = 64kHz
(Low power run/sleep), fAPB1 = fHCLK, fAPB2 = fHCLK, default prescaler value for each peripheral. The CPU is in Sleep
mode in both cases. No I/O pins toggling.
2. HSI oscillator is OFF for this measure.
3. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI
consumption not included).
4. Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of
VDD/2. DAC is in buffered mode, output is left floating.
5. Including supply current of internal reference voltage.
Table 24. Peripheral current consumption(1) (continued)
Peripheral
Typical consumption, VDD = 3.0 V, TA = 25 °C
Unit
Range 1,
VCORE=1.8 V
VOS[1:0] = 01
Range 2,
VCORE=1.5 V
VOS[1:0] = 10
Range 3,
VCORE=1.2 V
VOS[1:0] = 11
Low power
sleep and run



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com