| Electronic Components Datasheet Search |
|
STM32L151x8 Datasheet(PDF) 100 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L151x8 Datasheet(HTML) 100 Page - STMicroelectronics |
|
100 / 133 page ![]() Electrical characteristics STM32L151x6/8/B STM32L152x6/8/B 100/133 DocID17659 Rev 12 dOffset/dT(1) Offset error temperature coefficient (code 0x800) VDDA = 3.3V, TA = 0 to 50 ° C DAC output buffer OFF -20 -10 0 µV/°C VDDA = 3.3V, TA = 0 to 50 ° C DAC output buffer ON 020 50 Gain(1) Gain error(6) CL ≤ 50 pF, RL ≥ 5 kΩ DAC output buffer ON - +0.1 / -0.2% +0.2 / - 0.5% % No RLOAD, CL ≤ 50 pF DAC output buffer OFF - +0 / -0.2% +0 / -0.4% dGain/dT(1) Gain error temperature coefficient VDDA = 3.3V, TA = 0 to 50 ° C DAC output buffer OFF -10 -2 0 µV/°C VDDA = 3.3V, TA = 0 to 50 ° C DAC output buffer ON -40 -8 0 TUE(1) Total unadjusted error CL ≤ 50 pF, RL ≥ 5 kΩ DAC output buffer ON -12 30 LSB No RLOAD, CL ≤ 50 pF DAC output buffer OFF -8 12 tSETTLING Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB CL ≤ 50 pF, RL ≥ 5 kΩ - 7 12 µs Update rate Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code CL ≤ 50 pF, RL ≥ 5 kΩ - - 1 Msps tWAKEUP Wakeup time from off state (setting the ENx bit in the DAC Control register)(7) CL ≤ 50 pF, RL ≥ 5 kΩ - 9 15 µs PSRR+ VDDA supply rejection ratio (static DC measurement) CL ≤ 50 pF, RL ≥ 5 kΩ - -60 -35 dB 1. Guaranteed by characterization results. 2. Difference between two consecutive codes - 1 LSB. 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095. 4. Difference between the value measured at Code (0x800) and the ideal value = V/2. 5. Difference between the value measured at Code (0x001) and the ideal value. 6. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (VDDA – 0.2) V when buffer is ON. 7. In buffered mode, the output can overshoot above the final value for low input code (starting from min value). Table 57. DAC characteristics (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |