Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LNBH30 Datasheet(PDF) 16 Page - STMicroelectronics

Part # LNBH30
Description  Selectable output current limit by external resistor
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH30 Datasheet(HTML) 16 Page - STMicroelectronics

Back Button LNBH30 Datasheet HTML 12Page - STMicroelectronics LNBH30 Datasheet HTML 13Page - STMicroelectronics LNBH30 Datasheet HTML 14Page - STMicroelectronics LNBH30 Datasheet HTML 15Page - STMicroelectronics LNBH30 Datasheet HTML 16Page - STMicroelectronics LNBH30 Datasheet HTML 17Page - STMicroelectronics LNBH30 Datasheet HTML 18Page - STMicroelectronics LNBH30 Datasheet HTML 19Page - STMicroelectronics LNBH30 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 27 page
background image
I²C interface protocol
LNBH30
16/27
DocID023739 Rev 2
7
I²C interface protocol
7.1
Write mode transmission
The LNBH30 interface protocol is made up of:
a start condition (S)
a chip address byte with the LSB bit R/W = 0
a register address (internal address of the first register to be accessed)
a sequence of data (byte to write to the addressed internal register + acknowledge)
a stop condition (P). The transfer lasts until a stop bit is encountered
the LNBH30, as slave, acknowledges every byte transfer
Figure 7: Example of writing procedure starting with first data address 0x1
ACK = acknowledge
S = start
P = stop
R/W = 1/0, read/write bit
X = 0/1, set the values to select the chip address
Only one data register address 0x1 is available for the writing procedure.
7.2
Read mode transmission
In read mode the byte sequence must be as follows:
a start condition (S)
a chip address byte with the LSB bit R/W=0
the register address byte of the internal first register to be accessed
a stop condition (P)
a new master transmission with the chip address byte and the LSB bit R/W=1
after the acknowledge the LNBH30 starts sending the addressed register content. As
long as the master keeps the acknowledge LOW, the LNBH30 transmits the next
address register byte content
the transmission is terminated when the master sets the acknowledge HIGH with a
following stop bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com