SPC560P50L5 datasheet(26/112 Pages) STMICROELECTRONICS

26 / 112 page

Introduction

SPC560P44Lx, SPC560P50Lx

26/112

Doc ID 14723 Rev 9

Digital part:

●

2 × 13 input channels including 4 channels shared between the 2 converters

●

4 analog watchdogs comparing ADC results against predefined levels (low, high,

range) before results are stored in the appropriate ADC result location,

●

2 modes of operation: Normal mode or CTU control mode

●

Normal mode features

–

ADC state machine managing 3 request flows: regular command, hardware

injected command, software injected command

–

Selectable priority between software and hardware injected commands

–

4 analog watchdogs comparing ADC results against predefined levels (low, high,

range)

–

DMA compatible interface

●

CTU control mode features

–

Triggered mode only

–

4 independent result queues (2 × 16 entries, 2 × 4 entries)

–

Result alignment circuitry (left justified; right justified)

–

32-bit read mode allows to have channel ID on one of the 16-bit part

–

DMA compatible interfaces

1.5.28

Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user

selected conditions without CPU load during the PWM period and with minimized CPU load

for dynamic configuration.

It implements the following features:

●

Double buffered trigger generation unit with as many as eight independent triggers

generated from external triggers

●

Trigger generation unit configurable in sequential mode or in triggered mode

●

Each Trigger can be appropriately delayed to compensate the delay of external low

pass filter

●

Double buffered global trigger unit allowing eTimer synchronization and/or ADC

command generation

●

Double buffered ADC command list pointers to minimize ADC-trigger unit update

●

Double buffered ADC conversion command list with as many as 24 ADC commands

●

Each trigger has the capability to generate consecutive commands

●

ADC conversion command allows to control ADC channel from each ADC, single or

synchronous sampling, independent result queue selection

1.5.29

Nexus development interface (NDI)

The NDI (Nexus Development Interface) block provides real-time development support

capabilities for the SPC560P44Lx, SPC560P50Lx Power Architecture based MCU in

compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied

for MCUs without requiring external address and data pins for internal visibility. The NDI

SPC560P50L5 Datasheet(PDF) 26 Page - STMicroelectronics

SPC560P50L5 Datasheet(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL