ST7LITE49K2 datasheet(205/245 Pages) STMICROELECTRONICS

205 / 245 page

ST7LITE49K2

Electrical characteristics

205/245

13.5.2

SPI interface

Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function

characteristics (SS, SCK, MOSI, MISO).

Table 82.

SPI interface characteristics

Symbol

Parameter

Conditions

Min

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master

fCPU=8 MHz

fCPU/128

0.0625

fCPU/4

MHz

Slave

fCPU=8 MHz

fCPU/2

tr(SCK)

tf(SCK)

SPI clock rise and fall time

see I/O port pin description

tsu(SS)

(1)

Data based on design simulation, not tested in production.

SS setup time (2)

Depends on fCPU. For example, if fCPU = 8 MHz, then TCPU = 1/fCPU =125 ns and tsu(SS)= 550 ns

Slave

(4 x TCPU) + 50

th(SS)

(1)

SS hold time

Slave

120

tw(SCKH)

(1)

tw(SCKL)

(1)

SCK high and low time

Master

Slave

100

tsu(MI)

(1)

tsu(SI)

(1)

Data input setup time

Master

Slave

100

th(MI)

(1)

th(SI)

(1)

Data input hold time

Master

Slave

100

ta(SO)

(1)

Data output access time

Slave

120

tdis(SO)

(1)

Data output disable time

Slave

240

tv(SO)

(1)

Data output valid time

Slave (after

enable edge)

120

th(SO)

(1)

Data output hold time

tv(MO)

(1)

Data output valid time

Master (after

enable edge)

120

th(MO)

(1)

Data output hold time

ST7LITE49K2 Datasheet(PDF) 205 Page - STMicroelectronics

ST7LITE49K2 Datasheet(HTML) 205 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL