Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST7LITE49K2 Datasheet(PDF) 206 Page - STMicroelectronics

Part # ST7LITE49K2
Description  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 Datasheet(HTML) 206 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 202Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 203Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 204Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 205Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 206Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 207Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 208Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 209Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 210Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 245 page
background image
Electrical characteristics
ST7LITE49K2
206/245
Figure 95.
SPI slave timing diagram with CPHA=0
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
Figure 96.
SPI slave timing diagram with CPHA=1
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
SS INPUT
CPHA=0
MOSI INPUT
MISO OUTPUT
CPHA=0
tc(SCK)
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
tv(SO)
ta(SO)
tsu(SI)
th(SI)
MSB OUT
MSB IN
BIT6 OUT
LSB IN
LSB OUT
see note 2
CPOL=0
CPOL=1
tsu(SS)
th(SS)
tdis(SO)
th(SO)
see
note 2
BIT1 IN
SS INPUT
CPHA=1
MOSI INPUT
MISO OUTPUT
CPHA=1
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
ta(SO)
tsu(SI)
th(SI)
MSB OUT
BIT6 OUT
LSB OUT
see
CPOL=0
CPOL=1
tsu(SS)
th(SS)
tdis(SO)
th(SO)
see
note 2
note 2
tc(SCK)
HZ
tv(SO)
MSB IN
LSB IN
BIT1 IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com