Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72321R7-Auto Datasheet(PDF) 152 Page - STMicroelectronics

Part # ST72321R7-Auto
Description  PLL for 2x frequency multiplication
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72321R7-Auto Datasheet(HTML) 152 Page - STMicroelectronics

Back Button ST72321R7-Auto Datasheet HTML 148Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 149Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 150Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 151Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 152Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 153Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 154Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 155Page - STMicroelectronics ST72321R7-Auto Datasheet HTML 156Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 243 page
background image
Serial communications interface (SCI)
ST72321xx-Auto
152/243
Doc ID 13829 Rev 1
15.7.6
Extended receive prescaler division register (SCIERPR)
This register allows setting of the extended prescaler rate division factor for the receive
circuit.
Table 76.
SCIBRR register description
Bit
Name
Function
7:6
SCP[1:0]
First SCI Prescaler
These 2 prescaling bits allow several standard clock division ranges.
00:
PR prescaling factor = 1
01:
PR prescaling factor = 3
10:
PR prescaling factor = 4
11:
PR prescaling factor = 13
5:3
SCT[2:0]
SCI Transmitter rate divisor
These 3 bits, in conjunction with the SCP1 and SCP0 bits define the total division
applied to the bus clock to yield the transmit rate clock in conventional Baud Rate
Generator mode.
000: TR dividing factor = 1
001: TR dividing factor = 2
010: TR dividing factor = 4
011: TR dividing factor = 8
100: TR dividing factor = 16
101: TR dividing factor = 32
110: TR dividing factor = 64
111: TR dividing factor = 128
2:0
SCR[2:0]
SCI Receiver rate divisor
These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied
to the bus clock to yield the receive rate clock in conventional Baud Rate
Generator mode.
000: RR dividing factor = 1
001: RR dividing factor = 2
010: RR dividing factor = 4
011: RR dividing factor = 8
100: RR dividing factor = 16
101: RR dividing factor = 32
110: RR dividing factor = 64
111: RR dividing factor = 128
SCIERPR
Reset value: 0000 0000 (00h)
76
543
21
0
ERPR[7:0]
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com