ST72344S2 datasheet(118/247 Pages) STMICROELECTRONICS

118 / 247 page

On-chip peripherals

ST72344xx, ST2345xx

118/247

Doc ID 12321 Rev 6

Figure 58.

Generic SS timing diagram

Figure 59.

Hardware/software slave select management

Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and

phase are configured by software (refer to the description of the SPICSR register).

Note:

The idle state of SCK must correspond to the polarity selected in the SPICSR register (by

pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

How to operate the SPI in master mode

To operate the SPI in master mode, perform the following steps in order:

Write to the SPICR register:

–

Select the clock frequency by configuring the SPR[2:0] bits.

–

Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.

Figure 60 shows the four possible configurations.

Note that the slave must have the same CPOL and CPHA settings as the master.

Write to the SPICSR register:

–

Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin

high for the complete byte transmit sequence.

Write to the SPICR register:

–

Set the MSTR and SPE bits

Note that the MSTR and SPE bits remain set only if SS is high).

Note:

Important: if the SPICSR register is not written first, the SPICR register setting (MSTR bit)

may be not taken into account.

The transmit sequence begins when the software writes a byte in the SPIDR register.

MOSI/MISO

Master SS

Slave SS

(if CPHA = 0)

Byte 1

Byte 2

Byte 3

SS internal

SSM bit

SSI bit

SS external pin

ST72344S2 Datasheet(PDF) 118 Page - STMicroelectronics

ST72344S2 Datasheet(HTML) 118 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL