Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72344S2 Datasheet(PDF) 226 Page - STMicroelectronics

Part # ST72344S2
Description  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S2 Datasheet(HTML) 226 Page - STMicroelectronics

Back Button ST72344S2 Datasheet HTML 222Page - STMicroelectronics ST72344S2 Datasheet HTML 223Page - STMicroelectronics ST72344S2 Datasheet HTML 224Page - STMicroelectronics ST72344S2 Datasheet HTML 225Page - STMicroelectronics ST72344S2 Datasheet HTML 226Page - STMicroelectronics ST72344S2 Datasheet HTML 227Page - STMicroelectronics ST72344S2 Datasheet HTML 228Page - STMicroelectronics ST72344S2 Datasheet HTML 229Page - STMicroelectronics ST72344S2 Datasheet HTML 230Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 226 / 247 page
background image
Electrical characteristics
ST72344xx, ST2345xx
226/247
Doc ID 12321 Rev 6
Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.
Figure 118. Typical A/D converter application
Note:
1
CPARASITIC represents the capacitance of the PCB (dependent on soldering and PCB layout
quality) plus the pad capacitance (3 pF). A high CPARASITIC value will downgrade conversion
accuracy. To remedy this, fADC should be reduced.
2
This graph shows that depending on the input signal variation (fAIN), CAIN can be increased
for stabilization time and decreased to allow the use of a larger serial resistor (RAIN).
Table 113.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ (1)
1.
Unless otherwise specified, typical data are based on TA= 25 °C and VDD-VSS= 5 V. They are given only
as design guidelines and are not tested.
Max
Unit
fADC
ADC clock frequency
0.4
4
MHz
VAIN
Conversion voltage range (2)
2.
When VDDA and VSSA pins are not available on the pinout, the ADC refers to VDD and VSS.
VSSA
VDDA
V
RAIN
External input resistor
10 (3)
3.
Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than
10 k
Ω). Data based on characterization results, not tested in production.
k
Ω
CADC
Internal sample and hold capacitor
6
pF
tSTAB
Stabilization time after ADC
enable
fCPU = 8 MHz,
fADC = 4 MHz
0 (4)
4.
The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable
is then always valid.
µs
tADC
Conversion time (Sample+Hold)
3.5
– Sample capacitor loading time
– Hold conversion time
4
10
1/fADC
IADC
Analog Part
1
mA
Digital Part
0.2
AINx
ST72XXX
VDD
IL
±1
μA
VT
0.6 V
VT
0.6 V
CADC
6 pF
VAIN
RAIN
10-Bit A/D
Conversion
2 k
Ω (max)
CAIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com