Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72561AR7-Auto Datasheet(PDF) 244 Page - STMicroelectronics

Part # ST72561AR7-Auto
Description  Clock, reset and supply management
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72561AR7-Auto Datasheet(HTML) 244 Page - STMicroelectronics

Back Button ST72561AR7-Auto Datasheet HTML 240Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 241Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 242Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 243Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 244Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 245Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 246Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 247Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 248Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 244 / 324 page
background image
beCAN controller (beCAN)
ST72561-Auto
244/324
Doc ID 12370 Rev 8
Bit 3 = reserved. Forced to 0 by hardware.
Bit 2 = BOFF Bus-Off Flag
Read
This bit is set by hardware when it enters the bus-off state. The bus-off state is entered on
TECR overrun, TEC greater than 255, refer to Error management.
Bit 1 = EPVF Error Passive Flag
Read
This bit is set by hardware when the error passive limit has been reached (receive error
counter or transmit error counter greater than 127).
Bit 1 = EWGF Error Warning Flag
Read
This bit is set by hardware when the warning limit has been reached. Receive error counter
or transmit error counter greater than 96.
CAN error interrupt enable register (CEIER)
Read/ write
Reset value: 0000 0000 (00h)
Note:
All bits of this register are set and clear by software.
Bit 7 = ERRIE Error Interrupt Enable
0: no interrupt will be generated when an error condition is pending in the CESR.
1: an interrupt will be generation when an error condition is pending in the CESR.
Bits 6:5 = reserved. Forced to 0 by hardware.
Bit 4 = LECIE Last Error Code Interrupt Enable
0: ERRI bit will not be set when the error code in LEC[2:0] is set by hardware on error
detection.
1: ERRI bit will be set when the error code in LEC[2:0] is set by hardware on error
detection.
Bit 3 = reserved. Forced to 0 by hardware.
Bit 2 = BOFIE Bus-Off Interrupt Enable
0: ERRI bit will not be set when BOFF is set.
1: ERRI bit will be set when BOFF is set.
Bit 1 = EPVIE Error Passive Interrupt Enable
0: ERRI bit will not be set when EPVF is set.
1: ERRI bit will be set when EPVF is set.
Bit 0 = EWGIE Error Warning Interrupt Enable
0: ERRI bit will not be set when EWGF is set.
1: ERRI bit will be set when EWGF is set.
7
0
ERRIE
0
0
LECIE
0
BOFIE
EPVIE
EWGIE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com