| Electronic Components Datasheet Search |
|
ST72561AR7-Auto Datasheet(PDF) 247 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72561AR7-Auto Datasheet(HTML) 247 Page - STMicroelectronics |
|
247 / 324 page ![]() ST72561-Auto beCAN controller (beCAN) Doc ID 12370 Rev 8 247/324 CAN bit timing register 1 (CBTR1) Read/ write Reset value: 0001 0011 (23h) Bit 7 = reserved. Forced to 0 by hardware. Bits 6:4 BS2[2:0] Time Segment 2 These bits define the number of time quanta in time segment 2. Time segment 2 = (BS2+1) Bits 3:0 BS1[3:0] Time Segment 1 These bits define the number of time quanta in time segment 1 Time segment 1 = (BS1+1) For more information on bit timing, please refer to Bit timing. CAN filter page select register (CPSR) Read/ write Reset value: 0000 0000 (00h) Note: All bits of this register are set and cleared by software. Bits 7:3 = reserved. Forced to 0 by hardware. Bits 2:0 = PS[2:0] Page Select Read/ write This register contains the page number. 7 0 0 BS22 BS21 BS20 BS13 BS12 BS11 BS10 7 0 0 0 0 0 0 FPS2 FPS1 FPS0 Table 86. Filter page selection PS[2:0] Page selected 0 Tx Mailbox 0 1 Tx Mailbox 1 2 Acceptance Filter 0:1 3 Acceptance Filter 2:3 4 Acceptance Filter 4:5 5 Reserved 6 Configuration/Diagnosis 7 Receive FIFO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |