STM32F328C8 datasheet(15/109 Pages) STMICROELECTRONICS

15 / 109 page

DocID026351 Rev 3

15/109

STM32F328C8

Functional overview

Note:

For more details about the interconnect actions, please refer to the corresponding sections

in the RM0316 reference manual.

3.6

Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is

selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in

which case it is monitored for failure. If failure is detected, the system automatically switches

back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full

interrupt management of the PLL clock entry is available when necessary (for example with

failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and

the low speed APB (APB1) domains. The maximum frequency of the AHB and the high

speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed

APB domain is 36 MHz.

TIM1 maximum frequency is 144 MHz.

CSS

CPU (hard fault)

RAM (parity error)

COMPx

PVD

GPIO

TIM1

TIM15, 16, 17

Timer break

GPIO

TIMx

External trigger, timer break

ADCx

DACx

Conversion external trigger

DACx

COMPx

Comparator inverting input

Table 3. STM32F328C8 Peripheral interconnect matrix (continued)

Interconnect source

Interconnect

destination

Interconnect action

STM32F328C8 Datasheet(PDF) 15 Page - STMicroelectronics

STM32F328C8 Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL