STR710FZ1 datasheet(20/80 Pages) STMICROELECTRONICS

20 / 80 page

System architecture

STR71xFxx STR710RZ

20/80

Doc ID 10350 Rev 13

107 D10

P1.13/HCLK/

I0.SCL

I/O pd

CT X 4mA X

Port 1.13

HDLC:

reference

clock input

I2C clock

108 C11

P1.14/HRXD/

I0.SDA

I/O pu

CT X 4mA X

Port 1.14

HDLC:

Receive data

input

I2C serial data

109 B11 N.C.

Not connected (not bonded)

110 B10 N.C.

Not connected (not bonded)

111 C10 P1.15/HTXD

I/O pu

4mA

Port 1.15

HDLC: Transmit data output

112

VSS

Ground voltage for digital I/O circuitry4)

113

V33

Supply voltage for digital I/O circuitry4)

114

A.5

8mA

External Memory Interface: address bus

115

A.6

8mA

116 A11 A.7

8mA

117 A10 A.8

8mA

118

A.9

8mA

119

A.10

8mA

120

A.11

8mA

121 A12 A.12

8mA

122

A.13

8mA

123

P0.0/S0.MISO

/U3.TX

I/O pu

4mA

Port 0.0

SPI0 Master

in/Slave out

data

UART3 Transmit data

output

Note: Programming AF function

selects UART by default. BSPI must

be enabled by SPI_EN bit in the

BOOTCR register.

124

P0.1/S0.MOSI

/U3.RX

I/O pu

CT X4mA X

Port 0.1

BSPI0: Master

out/Slave in

data

UART3: Receive

Data input

Note: Programming AF function

selects UART by default. BSPI must

be enabled by SPI_EN bit in the

BOOTCR register.

Table 4.

STR710 pin description

Pin n°

Pin name

Input

Output

Main

function

(after

reset)

Alternate function

STR710FZ1 Datasheet(PDF) 20 Page - STMicroelectronics

STR710FZ1 Datasheet(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL