 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT67F488 Datasheet(PDF) 10 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT67F488 Datasheet(HTML) 10 Page - Holtek Semiconductor Inc |
|
|
10 / 171 page  Rev. 1.60 10 �ove��e� ��� �016 HT67F488/HT67F489 TinyPowerTM A/D Flash MCU with LCD & EEPROM Pin Description Pin Name Function OPT I/T O/T Description PA0/I�T�/TCK0/ OCDSDA/ICPDA PA0 PAPU PAWU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high and wake-up. I�T� — ST — Exte�nal Inte��upt � TCK0 — ST — TM0 input OCDSDA — ST CMOS OCDS Add�ess/Data� fo� EV chip only. ICPDA — ST CMOS ICP Add�ess/Data PA1/OSC� PA3/OSC1 PA6� PA7 PA1� PA3� PA6� PA7 PAPU PAWU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high and wake-up. OSC1 OSC HXT — High f�equency c�ystal pin OSC� OSC HXT — High f�equency c�ystal pin PA�/I�T3/TP0_0/ OCDSCK/ICPCK PA� PAPU PAWU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high and wake-up. I�T3 — ST — Exte�nal Inte��upt 3 TP0_0 TMPC ST CMOS TM0 I/O OCDSCK — ST — OCDS Clock pin� fo� EV chip only. ICPCK — ST — ICP Clock pin PA4/XT1 PA4 PAPU PAWU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high and wake-up. XT1 FSUBC LXT — Low f�equency c�ystal pin PA5/XT� PA5 PAPU PAWU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high and wake-up. XT� FSUBC — LXT Low f�equency c�ystal pin PB0/A�0/TCK3 PB0 PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�0 ACERL A� — A/D channel 0 TCK3 — ST — TM3 input PB1/A�1/TP3 PB1 PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�1 ACERL A� — A/D channel 1 TP3 TMPC ST CMOS TM3 I/O PB�/A��/TP� PB� PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�� ACERL A� — A/D channel � TP� TMPC ST CMOS TM� I/O PB3/A�3/TP1 PB3 PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�3 ACERL A� — A/D channel 3 TP1 TMPC ST CMOS TM1 I/O PB4/A�7/VREF PB4 PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�7 ACERL A� — A/D channel 7 VREF ADCR1 A� — ADC �efe�ence voltage input pin PB5/A�9 PB5 PBPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. A�9 ACERH A� — A/D channel 9 PC0/SEG8 PC0 PCPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. SEG8 SEGCR1 — CMOS LCD seg�ent output PC1/SEG9 PC1 PCPU ST CMOS Gene�al pu�pose I/O. Registe� ena�led pull-high. SEG9 SEGCR1 — CMOS LCD seg�ent output |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
