PLQP0048KB-B datasheet(9/98 Pages) RENESAS

9 / 98 page

R01DS0248EJ0110 Rev.1.10

Page 9 of 98

Jan 13, 2016

RX23T Group

1. Overview

1.4

Pin Functions

Table 1.5 lists the pin functions.

Table 1.5

Pin Functions (1/2)

Classifications

Pin Name

I/O

Description

Power supply

VCC

Input

Power supply pin. Connect it to the system power supply.

VCL

—

Connect this pin to the VSS pin via the 4.7

μF smoothing capacitor used to

stabilize the internal power supply. Place the capacitor close to the pin.

VSS

Input

Ground pin. Connect it to the system power supply (0 V).

Clock

XTAL

Output

Pins for connecting a crystal. An external clock can be input through the

EXTAL pin.

EXTAL

Input

Operating mode

control

Input

Pin for setting the operating mode. The signal levels on this pin must not

be changed during operation.

System control

RES#

Input

Reset pin. This MCU enters the reset state when this signal goes low.

CAC

CACREF

Input

Input pin for the clock frequency accuracy measurement circuit.

On-chip

emulator

FINED

I/O

FINE interface pin.

Interrupts

NMI

Input

Non-maskable interrupt request pin.

IRQ0 to IRQ5

Input

Interrupt request pins.

Multi-function

timer pulse unit 3

MTIOC0A, MTIOC0B

MTIOC0C, MTIOC0D

I/O

The TGRA0 to TGRD0 input capture input/output compare output/PWM

output pins.

MTIOC1A, MTIOC1B

I/O

The TGRA1 and TGRB1 input capture input/output compare output/PWM

output pins.

MTIOC2A, MTIOC2B

I/O

The TGRA2 and TGRB2 input capture input/output compare output/PWM

output pins.

MTIOC3A, MTIOC3B

MTIOC3C, MTIOC3D

I/O

The TGRA3 to TGRD3 input capture input/output compare output/PWM

output pins.

MTIOC4A, MTIOC4B

MTIOC4C, MTIOC4D

I/O

The TGRA4 to TGRD4 input capture input/output compare output/PWM

output pins.

MTIC5U, MTIC5V, MTIC5W

Input

The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input

pins.

MTCLKA, MTCLKB,

MTCLKC, MTCLKD

Input

Input pins for the external clock.

ADSM0

Output

A/D trigger output pin.

Port output

enable 3

POE0#, POE8#, POE10#

Input

Input pins for request signals to place the MTU pins in the high impedance

state.

8-bit timer

TMO0 to TMO3

Output

Compare match output pins.

TMCI0 to TMCI3

Input

Input pins for the external clock to be input to the counter.

TMRI0 to TMRI3

Input

Counter reset input pins.

Serial

communications

interface (SCIg)

 Asynchronous mode/clock synchronous mode

SCK1, SCK5

I/O

Input/output pins for the clock.

RXD1, RXD5

Input

Input pins for received data.

TXD1, TXD5

Output

Output pins for transmitted data.

CTS1#, CTS5#

Input

Input pins for controlling the start of transmission and reception.

RTS1#, RTS5#

Output

Output pins for controlling the start of transmission and reception.

 Simple I2C mode

SSCL1, SSCL5

I/O

Input/output pins for the I2C clock.

SSDA1, SSDA5

I/O

Input/output pins for the I2C data.

PLQP0048KB-B Datasheet(PDF) 9 Page - Renesas Technology Corp

PLQP0048KB-B Datasheet(HTML) 9 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL