| Electronic Components Datasheet Search |
|
PSD833F2 Datasheet(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD833F2 Datasheet(HTML) 84 Page - STMicroelectronics |
|
84 / 110 page ![]() PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2 84/110 Table 51. CPLD Macrocell Asynchronous Clock Mode Timing (5V devices) Symbol Parameter Conditions -70 -90 -15 PT Aloc Turbo Off Slew Rate Unit Min Max Min Max Min Max fMAXA Maximum Frequency External Feedback 1/(tSA+tCOA) 38.4 26.32 21.27 MHz Maximum Frequency Internal Feedback (fCNTA) 1/(tSA+tCOA–10) 62.5 35.71 27.78 MHz Maximum Frequency Pipelined Data 1/(tCHA+tCLA) 71.4 41.67 35.71 MHz tSA Input Setup Time 7 8 12 + 2 + 10 ns tHA Input Hold Time 812 14 ns tCHA Clock Input High Time 9 12 15 + 10 ns tCLA Clock Input Low Time 9 12 15 + 10 ns tCOA Clock to Output Delay 21 30 37 + 10 – 2 ns tARDA CPLD Array Delay Any macrocell 11 16 22 + 2 ns tMINA Minimum Clock Period 1/fCNTA 16 28 39 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |