PIC18F4539-ESLASHMLSQTP datasheet(38/322 Pages) MICROCHIP

38 / 322 page

PIC18FXX39

DS30485A-page 36

Preliminary

 2002 Microchip Technology Inc.

4.3

Fast Register Stack

For PIC18FXX39 devices, a “fast interrupt return”

option is available for high priority interrupts. A single

level Fast Register Stack is provided for the STATUS,

WREG and BSR registers; it is not readable or writable.

When the processor vectors for an interrupt, the stack

is loaded with the current value of the corresponding

return from the interrupt, the values in the registers are

then loaded back into the working registers.

4.4

PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the

instruction to fetch for execution. The PC is 21-bits

wide. The low byte is called the PCL register. This reg-

ister is readable and writable. The high byte is called

the PCH register. This register contains the PC<15:8>

bits and is not directly readable or writable. Updates to

the PCH register may be performed through the

PCLATH register. The upper byte is called PCU. This

readable or writable. Updates to the PCU register may

be performed through the PCLATU register.

The PC addresses bytes in the program memory. To

prevent the PC from becoming misaligned with word

instructions, the LSB of PCL is fixed to a value of ‘0’.

The PC increments by 2 to address sequential

instructions in the program memory.

The CALL,

RCALL,

GOTO

and program branch

instructions write to the program counter directly. For

these instructions, the contents of PCLATH and

PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be trans-

ferred to the program counter by an operation that

writes PCL. Similarly, the upper two bytes of the pro-

gram counter will be transferred to PCLATH and

PCLATU by an operation that reads PCL. This is useful

for computed offsets to the PC (see Section 4.8.1).

4.5

Clocking Scheme/Instruction

Cycle

The clock input (from OSC1) is internally divided by

four to generate four non-overlapping quadrature

clocks, namely Q1, Q2, Q3 and Q4. Internally, the pro-

gram counter (PC) is incremented every Q1, the

instruction is fetched from the program memory and

latched into the instruction register in Q4. The instruc-

tion is decoded and executed during the following Q1

through Q4. The clocks and instruction execution flow

are shown in Figure 4-3.

FIGURE 4-3:

CLOCK/INSTRUCTION CYCLE

Note:

The fast interrupt return for PIC18FXX39

devices is reserved for use by the ProMPT

kernel and the Timer2 match interrupt. It is

not available to the user for any other

interrupts or returns from subroutines.

OSC1

OSC2/CLKO

(RC mode)

PC+2

PC+4

Fetch INST (PC)

Execute INST (PC-2)

Fetch INST (PC+2)

Execute INST (PC)

Fetch INST (PC+4)

Execute INST (PC+2)

Internal

Phase

Clock

PIC18F4539-E/MLSQTP Datasheet(PDF) 38 Page - Microchip Technology

PIC18F4539-E/MLSQTP Datasheet(HTML) 38 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL