Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC18F4539-E/MLSQTP Datasheet(PDF) 82 Page - Microchip Technology

Part # PIC18F4539-E/MLSQTP
Description  Enhanced FLASH Microcontrollers with Single Phase Induction Motor Control Kernel
PDF  322 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4539-E/MLSQTP Datasheet(HTML) 82 Page - Microchip Technology

Back Button PIC18F4539-E/MLSQTP Datasheet HTML 78Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 79Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 80Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 81Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 82Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 83Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 84Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 85Page - Microchip Technology PIC18F4539-E/MLSQTP Datasheet HTML 86Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 322 page
background image
PIC18FXX39
DS30485A-page 80
Preliminary
 2002 Microchip Technology Inc.
8.5
RCON Register
The RCON register contains the bit which is used to
enable prioritized interrupts (IPEN). For PIC18FXX39
devices, the IPEN bit must always be set (= 1) for the
ProMPT kernel to function correctly. Refer to page 69
for a more detailed discussion on interrupt priorities.
REGISTER 8-10:
RCON REGISTER
R/W-0
U-0
U-0
R/W-1
R-1
R-1
R/W-0
R/W-0
IPEN(1)
—
—RI
TO
PD
POR
BOR
bit 7
bit 0
bit 7
IPEN(1): Interrupt Priority Enable bit
1
= Enable priority levels on interrupts
0
= Disable priority levels on interrupts (not used)
bit 6-5
Unimplemented: Read as '0'
bit 4
RI: RESET Instruction Flag bit
For details of bit operation, see Register 4-3
bit 3
TO: Watchdog Time-out Flag bit
For details of bit operation, see Register 4-3
bit 2
PD: Power-down Detection Flag bit
For details of bit operation, see Register 4-3
bit 1
POR: Power-on Reset Status bit
For details of bit operation, see Register 4-3
bit 0
BOR: Brown-out Reset Status bit
For details of bit operation, see Register 4-3
Note 1: Maintain this bit set (= 1).
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com