AT89C51ED2-RDTIM datasheet(59/137 Pages) ATMEL

59 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Table 42. BDRCON Register

BDRCON - Baud Rate Control Register (9Bh)

Reset Value = XXX0 0000b

Not bit addressable

BRR

TBCK

RBCK

SPD

SRC

Bit

Number

Bit

Mnemonic

Description

Reserved

The value read from this bit is indeterminate. Do not set this bit

Reserved

The value read from this bit is indeterminate. Do not set this bit

Reserved

The value read from this bit is indeterminate. Do not set this bit.

4BRR

Baud Rate Run Control bit

Cleared to stop the internal Baud Rate Generator.

Set to start the internal Baud Rate Generator.

3TBCK

Transmission Baud rate Generator Selection bit for UART

Cleared to select Timer 1 or Timer 2 for the Baud Rate Generator.

Set to select internal Baud Rate Generator.

2RBCK

Reception Baud Rate Generator Selection bit for UART

Cleared to select Timer 1 or Timer 2 for the Baud Rate Generator.

Set to select internal Baud Rate Generator.

SPD

Baud Rate Speed Control bit for UART

Cleared to select the SLOW Baud Rate Generator.

Set to select the FAST Baud Rate Generator.

0SRC

Baud Rate Source select bit in Mode 0 for UART

Cleared to select FOSC/12 as the Baud Rate Generator (FCLK PERIPH/6 in X2

mode).

Set to select the internal Baud Rate Generator for UARTs in mode 0.

AT89C51ED2-RDTIM Datasheet(PDF) 59 Page - ATMEL Corporation

AT89C51ED2-RDTIM Datasheet(HTML) 59 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL