Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

P89LPC913 Datasheet(PDF) 40 Page - NXP Semiconductors

Part # P89LPC913
Description  8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC913 Datasheet(HTML) 40 Page - NXP Semiconductors

Back Button P89LPC913 Datasheet HTML 36Page - NXP Semiconductors P89LPC913 Datasheet HTML 37Page - NXP Semiconductors P89LPC913 Datasheet HTML 38Page - NXP Semiconductors P89LPC913 Datasheet HTML 39Page - NXP Semiconductors P89LPC913 Datasheet HTML 40Page - NXP Semiconductors P89LPC913 Datasheet HTML 41Page - NXP Semiconductors P89LPC913 Datasheet HTML 42Page - NXP Semiconductors P89LPC913 Datasheet HTML 43Page - NXP Semiconductors P89LPC913 Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 63 page
background image
Philips Semiconductors
P89LPC912/913/914
8-bit microcontrollers with two-clock 80C51 core
Product data
Rev. 03 — 17 December 2004
40 of 63
9397 750 14468
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The SPI interface has four pins: SPICLK, MOSI, MISO, and SS:
• SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and
flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal
Fig 16. SPI block diagram (P89LPC912, P89LPC914).
002aaa497
CPU clock
DIVIDER
BY 4, 16, 64, 128
SELECT
CLOCK LOGIC
SPI CONTROL REGISTER
READ DATA BUFFER
8-BIT SHIFT REGISTER
SPI CONTROL
SPI STATUS REGISTER
SPI clock (master)
S
M
S
M
M
S
MISO
P2.3
MOSI
P2.2
SPICLK
P2.5
SS
P2.4
SPI
interrupt
request
internal
data
bus
MSTR
SPEN
clock
Fig 17. SPI block diagram (P89LPC913).
002aaa498
CPU clock
DIVIDER
BY 4, 16, 64, 128
SELECT
CLOCK LOGIC
clock
SPI CONTROL REGISTER
READ DATA BUFFER
8-BIT SHIFT REGISTER
SPI CONTROL
SPI STATUS REGISTER
SPI clock (master)
S
M
S
M
M
S
MISO
P2.3
MOSI
P2.2
SPICLK
P2.5
SPI
interrupt
request
internal
data
bus
MSTR
SPEN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com