Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

GMS77C1001 Datasheet(PDF) 37 Page - Hynix Semiconductor

Part # GMS77C1001
Description  8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS77C1001 Datasheet(HTML) 37 Page - Hynix Semiconductor

Back Button GMS77C1001 Datasheet HTML 33Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 34Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 35Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 36Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 37Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 38Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 39Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 40Page - Hynix Semiconductor GMS77C1001 Datasheet HTML 41Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 44 page
background image
GMS77C1000/GMS77C1001
34
July. 2001 Ver. 1.1
A power-up example where RESET is not tied to VDD is
shown in Figure 14-2. VDD is allowed to rise and stabilize
before bringing RESET high. The chip will actually come
out of reset TIRT after RESET goes high and POR, PFDR
is released.
In Figure 14-3, the on-chip Power-On Reset feature is be-
ing used (RESET and VDD are tied together). The VDD is
stable before the internal reset timer times out and there is
no problem in getting a proper reset. However, Figure 14-
4 depicts a problem situation where VDD rises too slowly.
The time between when the IRT senses a high on the RE-
SET/VPP pin, and when the RESET/VPP pin (and VDD)
actually reach their full value, is too long. In this situation,
when the internal reset timer times out, VDD has not
reached the VDD (min) value and the chip is, therefore, not
guaranteed to function correctly. For such situations, we
recommend that external R circuits be used to achieve
longer POR delay times (Figure 14-5).
Note: When the device starts normal operation (exits the
reset condition), device operating parameters (volt-
age, frequency, temperature, etc.) must be meet to
ensure operation. If these conditions are not met,
the device must be held in reset until the operating
conditions are met.
FIGURE 14-3 TIME-OUT SEQUENCE ON POWER-UP (RESET TIOED TO VDD): FAST VDD RISE TIME
FIGURE 14-4 TIME-OUT SEQUENCE ON POWER-UP (RESET TIOED TO VDD): SLOW VDD RISE TIME
VDD
RESET
INTERNAL POR
IRT TIMER-OUT
INTERNAL RESET
TIRT
VDD
RESET
INTERNAL POR
IRT TIMER-OUT
INTERNAL RESET
TIRT
- When VDD rise slowly, the TIRT time-out expires long before VDD has reached its final value.
In this example, the chip will reset properly if, V1
≥ VDDmin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com