Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 298 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 298 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 294Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 295Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 296Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 297Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 298Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 299Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 300Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 301Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 302Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 298 / 662 page
background image
Resets
5685X Digital Signal Controller User Manual, Rev. 4
11-28
Freescale Semiconductor
11.11.3 SPI Data Receive Register (SPDRR)
This read-only register will show the last full data received after a complete transmission while
the SPRF bit will set when new data has been transferred to this register.
Figure 11-16. SPI Data Receive Register (SPDRR)
See Programmer’s Sheets on Appendix page B-66
11.11.3.1 Data Receive—Bits 15–0
11.11.4 SPI Data Transmit Register (SPDTR)
This write-only register modifies the data to the transmit data buffer. When the SPTE bit is set,
new data should be written to this register. If new data is not written while in the Master mode, a
new transaction will not be initiated until this register is written. When in Slave mode, the old
data will be re-transmitted. All data should be written with the LSB at bit zero.
Figure 11-17. SPI Data Transmit Register (SPDTR)
See Programmer’s Sheets on Appendix page B-67
11.11.4.1 Data Transmit—Bits 15–0
11.12 Resets
Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit
(SPE) is low. Whenever SPE is low, the following will occur:
•
The SPTE flag is set.
•
Any slave mode transmission currently in progress is aborted.
•
Any master mode transmission currently in progress is continued to completion.
•
The SPI state counter is cleared, making it ready for a new complete transmission.
•
All the SPI port logic is disabled.
Base + $2
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1
R0
Write
Reset
000
00
00
000
00
00
00
Base + $3
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Write
T15
T14
T13
T12
T11
T10
T9
T8
T7
T6
T5
T4
T3
T2
T1
T0
Reset
0000
00000
00000
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com