Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 304 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 304 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 300Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 301Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 302Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 303Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 304Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 305Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 306Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 307Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 308Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 304 / 662 page
background image
Signal Descriptions
5685X Digital Signal Controller User Manual, Rev. 4
12-4
Freescale Semiconductor
12.3 Signal Descriptions
12.3.1 Signal Properties
12.3.2 External Signals Descriptions
Three to six signals are required for ESSI operation, depending on the selected operation mode.
The function of the I/O pins for the ESSI is determined by a number of control bits. Table 12-2
lists the controls affecting this and the resulting pin definitions. The Serial Transmit Data (STD)
signal and Serial Control (SC0 and SC1) signals are fully synchronized to the clock if they are
programmed as transmit data signals. Table 12-3 further clarifies the possible configuration of
the SC0 and SC1 pins during synchronous modes when they are not being used as transmit data
pins.
In addition to the functional configuration of the I/O pins, the direction of clocks and frame syncs
can be configured. The source of the transmit and receive clocks used by ESSI is determined by
three control bits, illustrated in Table 12-1. The source of the receive and transmit frame syncs is
determined by three control bits, illustrated in Table 12-3.
Table 12-1. Signal Properties
Name
Type
Function
Reset State
Notes
SCK
I/O
ESSI Transmit Clock
Input
Controlled by Reset State of SCKD bit in SCR4 register
SC2
I/O
ESSI Transmit Frame Sync
Input
Controlled by Reset State of SCD2 bit in SCR4 register
SC0
I/O
ESSI Receive Clock
Input
Controlled by Reset State of SCD0 bit in STR4 register
SC1
I/O
ESSI Receive Frame Sync
Input
Controlled by Reset State of SCD1 bit in STR4 register
STD
Output ESSI Transmit Data
Hi-Z
Since ESSIEN bit is SCR2 register is reset to 0
SRD
Input
ESSI Receive Data
—
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com