Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 330 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 330 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 326Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 327Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 328Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 329Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 330Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 331Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 332Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 333Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 334Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 330 / 662 page
background image
Register Descriptions (ESSI0_BASE = $1FFE20, ESSI1_BASE = $1FFE00)
5685X Digital Signal Controller User Manual, Rev. 4
12-30
Freescale Semiconductor
If the receive interrupt is enabled, it is asserted whenever the SRX is full and the data level in the
ESSI receive FIFO reaches the selected threshold. If the receive FIFO feature is not enabled, this
register is bypassed and the Receive Shift Register (RXSR) data is automatically transferred into
the SRX.
12.8.6 ESSI Receive Shift Register (RXSR)
This is a 16-bit shift register receiving incoming data from the serial receive data SRD pin. Data
is shifted in by the selected internal/external bit clock when the associated internal/external frame
sync is asserted. Data is assumed to be received MSB first if the RSHFD bit of the SCR3 is
cleared, illustrated in Figure 12-18. If this bit is set, the data is received LSB first, as diagramed
in Figure 12-19. Data is transferred to the ESSI Receive Data Register (SRX) or receive FIFO, if
the receive FIFO is enabled and SRX is full, after 8, 10, 12, or 16 bits have been shifted in
depending on the WL control bits. When receiving 8, 10, or 12 bits data, LSB bits are set to 0.
Figure 12-18. Receive Data Path (RSHFD = 0)
Figure 12-19. Receive Data Path (RSHFD = 1)
SRX
15
0
16 bits
RXD
87
8 bits
12 bits
10 bits
15
0
RXSR
SRX
15
0
16 bits
SRD
87
15
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com