| Electronic Components Datasheet Search |
|
DSP56857 Datasheet(PDF) 576 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 Datasheet(HTML) 576 Page - Freescale Semiconductor, Inc |
|
576 / 662 page ![]() Application: Date: Programmer: Sheet Appendix B - Programmer’s Sheets, Rev. 4 Freescale Semiconductor B-74 Preliminary 7 of 16 ESSI Control Register 3 (SCR3) denotes Reserved Bits ESSI Control Register 3 (SCR3) Base + $6 Bits 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read DIV4DIS RSHFD RSCKP RDMAE TDMAE RFSI RFSL REFS RFEN TFEN INIT SYN RST RLIE TLIE Write Reset 0 0 0 0 0 0 0 0 0 0 00 00 0 0 Bits Name Description 15 DIV4DIS Divider 4 Disable 0 FIX_CLK is equal to the IP_CLK/4 for both transmitter and receiver clock generator circuits 1 FIX_CLK is equal to the IP_CLK 14 RSHFD Receive Shift Direction This control bit determines if MSB or LSB is received first for the receive section 0 Data received MSB first 1 Data received LSB first 13 RSCKP Receive Clock Polarity This control bit determines if bit clock edge is used to capture data for the receive section 0 Captured data during clock falling edge 1 Capture data input during rising edge of the clock 12 RDMAE Receive DMA Enable This bit allows the ESSI to request a DMA module transfer of received data 0 If receive FIFO is disabled: No DMA transfer is requested 1 If receive FIFO is disabled: DMA request is generated when the ESSI RDR bit is set 0 If receive FIFO is enabled: No DMA transfer is requested 1 If receive FIFO is enabled: DMA request is generated when the ESSI FRR bit in SSR is set 11 TDMAE Transmit DMA Enable This bit allows the ESSI to request a DMA transfer for the next data to transmit 0 If transmit FIFO is disabled: No DMA transfer is requested 1 If transmit FIFO is disabled: DMA request is generated when the ESSI TDE bit in TDE is set 0 If transmit FIFO is enabled: No DMA transfer is requested 1 If transmit FIFO is enabled: DMA request is generated when the ESSI TFE bit in SSR is set 10 RFSI Receive Frame Sync Invert This bit selects the logic of frame sync I/O for the receive section 0 Frame sync is active high 1 Frame sync is active low See the following page for continuation of this register ESSI |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |