GD25LB128DVJS datasheet(23/75 Pages) GIGADEVICE

23 / 75 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LB128D

7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte

address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at

that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first

byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte

of data is shifted out.

Figure8. Read Data Bytes at Higher Speed Sequence Diagram

Command

0BH

CS#

SCLK

High-Z

9 10

28 29 30 31

23 22 21

24-bit address

MSB

34 35 36 37

38 39

Data Out1

42 43 44 45

46 47

Data Out2

CS#

SCLK

MSB

Dummy Byte

Fast Read (0BH) in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by

the

“Set Read Parameters (C0H)” command to accommodate a wide range application with different needs for either

maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the

number of dummy clocks can be configured as either 4/6/8/8.

Figure8a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)

CS#

SCLK

IO0

IO1

IO2

IO3

Command

0BH

A23-16 A15-8

A7-0

Dummy*

12 13

IOs switch from

Input to output

Byte1

*"Set Read Parameters" Command (C0H)

can set the number of dummy clocks

Dummy*

GD25LB128DVJS Datasheet(PDF) 23 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LB128DVJS Datasheet(HTML) 23 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL