Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

GD25LB128DVJS Datasheet(PDF) 6 Page - GigaDevice Semiconductor (Beijing) Inc.

Part # GD25LB128DVJS
Description  1.8V Uniform Sector Dual and Quad Serial Flash
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Direct Link  http://www.gigadevice.com/
Logo GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD25LB128DVJS Datasheet(HTML) 6 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD25LB128DVJS Datasheet HTML 2Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 3Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 4Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 5Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 6Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 7Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 8Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 9Page - GigaDevice Semiconductor (Beijing) Inc. GD25LB128DVJS Datasheet HTML 10Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 75 page
background image
1.8V Uniform Sector
Dual and Quad Serial Flash
GD25LB128D
6
PIN DESCRIPTION
Ball No.
Pin Name
I/O
Description
B4
CS#
I
Chip Select Input
C4
SO (IO1)
I/O
Data Output (Data Input Output 1)
D4
IO2
I/O
Data Input Output 2
E4
VSS
Ground
E3
SI (IO0)
I/O
Data Input (Data Input Output 0)
D3
SCLK
I
Serial Clock Input
C3
IO3
I/O
Data Input Output 3
B3
VCC
Power Supply
Multiple
NC
No Connect
Note:
1.
CS# must be driven high if chip is not selected. Please don’t leave CS# floating any time after power is on.
2. The NC pin/ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it
floating.
BLOCK DIAGRAM
SPI
Command &
Control Logic
High Voltage
Generators
Page Address
Latch/Counter
Status
Register
Byte Address
Latch/Counter
Column Decode And
256-Byte Page Buffer
Flash
Memory
CS#
SCLK
SI(IO0)
SO(IO1)
IO3
IO2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com