Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

56F8167 Datasheet(PDF) 27 Page - Freescale Semiconductor, Inc

Part # 56F8167
Description  16-bit Digital Signal Controllers
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8167 Datasheet(HTML) 27 Page - Freescale Semiconductor, Inc

Back Button 56F8167 Datasheet HTML 23Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 24Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 25Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 26Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 27Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 28Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 29Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 30Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 31Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 184 page
background image
Signal Pins
56F8367 Technical Data, Rev. 7.0
Freescale Semiconductor
27
Preliminary
GPIOD2
(CS4)
57
K6
Input/
Output
Output
Input,
pull-up
enabled
Port D GPIO — These four GPIO pins can be individually
programmed as input or output pins.
Chip Select — CS4 - CS7 may be programmed within the EMI
module to act as chip selects for specific areas of the external
memory map.
Depending upon the state of the DRV bit in the EMI bus control
register (BCR), CS4 - CS7 are tri-stated when the external bus is
inactive.
Most designs will want to change the DRV state to DRV = 1 instead
of using the default setting.
At reset, these pins are configured as GPIO.
To deactivate the internal pull-up resistor, clear the appropriate
GPIO bit in the GPIOD_PUR register.
Example: GPIOD2, clear bit 2 in the GPIOD_PUR register.
GPIOD3
(CS5)
58
N7
GPIOD4
(CS6)
59
P7
GPIOD5
(CS7)
60
L7
TXD0
(GPIOE0)
4
B1
Output
Input/
Output
In reset,
output is
disabled,
pull-up is
enabled
Transmit Data — SCI0 transmit data output
Port E GPIO — This GPIO pin can be individually programmed as
an input or output pin.
After reset, the default state is SCI output.
To deactivate the internal pull-up resistor, clear bit 0 in the
GPIOE_PUR register.
RXD0
(GPIOE1)
5
D2
Input
Input/
Output
Input,
pull-up
enabled
Receive Data — SCI0 receive data input
Port E GPIO — This GPIO pin can be individually programmed as
an input or output pin.
After reset, the default state is SCI output.
To deactivate the internal pull-up resistor, clear bit 1 in the
GPIOE_PUR register.
Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA
Signal
Name
Pin
No.
Ball No.
Type
State
During
Reset
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com