| Electronic Components Datasheet Search |
|
ST92195D Datasheet(PDF) 215 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92195D Datasheet(HTML) 215 Page - STMicroelectronics |
|
215 / 249 page ![]() 215/249 ST92195C/D - ELECTRICAL CHARACTERISTICS I²C BUS TIMING 1)The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the unde- fined region of the falling edge of SCL 2)The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal Cb = total capacitance of one bus line in pF Symbol Parameter Standard I²C Fast I²C Unit Min Max Min Max TBUF Bus free time between a STOP and START con- dition 4.7 1.3 ms THD:STA Hold time START condition. After this period, the first clock pulse is generated 4.0 0.6 µs TLOW LOW period of the SCL clock 4.7 1.3 µs THIGH HIGH period of the SCL clock 4.0 0.6 µs TSU:STA Set-up time for a repeated START condition 4.7 0.6 µs THD:DAT Data hold time 0 (1) 0 (1) 0.9(2) ns TSU:DAT Data set-up time 250 100 ns TR Rise time of both SDA and SCL signals 1000 20+0.1Cb 300 ns TF Fall time of both SDA and SCL signals 300 20+0.1Cb 300 ns TSU:STO Set-up time for STOP condition 4.0 0.6 ns Cb Capacitive load for each bus line 400 400 pF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |