| Electronic Components Datasheet Search |
|
STM32F469 Datasheet(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F469 Datasheet(HTML) 51 Page - STMicroelectronics |
|
51 / 91 page ![]() DocID029237 Rev 2 51/91 AN4861 Creating a graphical application with LTDC 89 Figure 29. FMC SDRAM and NOR/PSRAM memory swap at default system memory map (MPU disabled) MPU and Cache policy configuration The use of Cortex®-M7 cache allows to boost system and graphic performances. This performance gain is especially seen when CPU is accessing external memories such as SDRAM or Quad-SPI. In a graphical application, when the CPU is used for framebuffer processing, it is recommended to use the cache especially if the framebuffer is located in an external memory like SDRAM or SRAM. In that case user should consider the following points when using the cache: • MPU memory region cacheability As previously illustrated in Figure 29, in the default system memory region MPU attributes, some system memory regions are normal cacheable while others are device non-cacheable. When the CPU is used for framebuffer processing, the user should change the framebuffer region MPU attribute to normal cacheable (or do an FMC swap, see Figure 29). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |