Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC16F913E/SS301 Datasheet(PDF) 26 Page - Microchip Technology

Part # PIC16F913E/SS301
Description  28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt Technology
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F913E/SS301 Datasheet(HTML) 26 Page - Microchip Technology

Back Button PIC16F913E/SS301 Datasheet HTML 22Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 23Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 24Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 25Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 26Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 27Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 28Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 29Page - Microchip Technology PIC16F913E/SS301 Datasheet HTML 30Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 272 page
background image
PIC16F917/916/914/913
DS41250E-page 24
Preliminary
© 2005 Microchip Technology Inc.
2.2.2.4
PIE1 Register
The PIE1 register contains the interrupt enable bits, as
shown in Register 2-1.
REGISTER 2-4:
PIE1 – PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)
Note:
Bit PEIE (INTCON<6>) must be set to
enable any peripheral interrupt.
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
EEIE
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
bit 7
bit 0
bit 7
EEIE: EE Write Complete Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 6
ADIE: A/D Converter Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 5
RCIE: USART Receive Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 4
TXIE: USART Transmit Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 3
SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 2
CCP1IE: CCP1 Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 1
TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
1
= Enabled
0
= Disabled
bit 0
TMR1IE: TMR1 Overflow Interrupt Enable bit
1
= Enabled
0
= Disabled
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com