Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F722IC Datasheet(PDF) 142 Page - STMicroelectronics

Part # STM32F722IC
Description  Arm Cortex-M7 32b MCUFPU, 462DMIPS, up to 512KB Flash
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F722IC Datasheet(HTML) 142 Page - STMicroelectronics

Back Button STM32F722IC Datasheet HTML 138Page - STMicroelectronics STM32F722IC Datasheet HTML 139Page - STMicroelectronics STM32F722IC Datasheet HTML 140Page - STMicroelectronics STM32F722IC Datasheet HTML 141Page - STMicroelectronics STM32F722IC Datasheet HTML 142Page - STMicroelectronics STM32F722IC Datasheet HTML 143Page - STMicroelectronics STM32F722IC Datasheet HTML 144Page - STMicroelectronics STM32F722IC Datasheet HTML 145Page - STMicroelectronics STM32F722IC Datasheet HTML 146Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 229 page
background image
Electrical characteristics
STM32F722xx STM32F723xx
142/229
DS11853 Rev 6
6.3.13
USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)
The parameters given in Table 48 are derived from tests performed under temperature and
VDD supply voltage conditions summarized in Table 16.
6.3.14
USB OTG HS PHY regulator characteristics
The parameters given in Table 50 are derived from tests performed under temperature and
VDD supply voltage conditions summarized in Table 16.
Table 48. USB OTG HS PLL1 characteristics(1)
1. Guaranteed by design.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL1_IN
PLL1 input clock
-
12, 12.5, 16, 24, 25
MHz
fPLL1_OUT PLL1 output clock(2)
2. Based on test during characterization.
--
60
-
fVCO_OUT PLL1 VCO output
-
600
-
720
tLOCK
PLL1 lock time(2)
--
-
22
µs
IDD(PLL1)
PLL1 digital power consumption
-
-
-
1.8
mA
IDDA(PLL1) PLL1 analog power consumption
-
-
-
2.75
Table 49. USB OTG HS PLL2 characteristics(1)
1. Guaranteed by design.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL2_IN
PLL2 input clock
-
-
60
-
MHz
fPLL2_OUT PLL2 output clock(2)
2. Based on test during characterization.
--
480
-
fVCO_OUT PLL2 VCO output
-
-
480
-
tLOCK
PLL2 lock time(2)
--
-
91
µs
IDD(PLL2)
PLL2 digital power consumption
-
-
-
2.1
mA
IDDA(PLL2) PLL2 analog power consumption
-
-
-
1.5
Table 50. USB OTG HS PHY regulator characteristics(1)
1. Based on test during characterization.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD12OTGHS
1.2 V internal voltage on VDD12OTGHS
-1.18
1.2
1.24
V
CEXT
External capacitor on VDD12OTGHS
-
1.1
2.2
3.3
µF
IDDPHYHSREG
Regulator power consumption
-
100
120
125
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com